![Lattice Semiconductor MachXO2-4000HC User Manual Download Page 22](http://html1.mh-extra.com/html/lattice-semiconductor/machxo2-4000hc/machxo2-4000hc_user-manual_3838179022.webp)
22
MachXO2-4000HC Control Development Kit
User Guide
Figure 20. MachXO2 Supplies, JTAG
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
MachXO2 JTAG Port
Expand JTAG Chain to Prototype Header:
NOT Populated
Socket (080SQ 132U6618A) Mounting Holes
TDI
TDO
TDI
TDO
MachXO2
R203
R202
R201
JTAG Header
J12
To Prototype Header
Expand JTAG Chain to Prototype Header:
MachXO2 Bank 1
MachXO2 Bank 5
ADC Delta-Sigma Interface
MachXO2 Bank 4
MachXO2 Bank 3
XO2_TDO
XO2_TCK
XO2_TDI
XO2_TMS
XO2_TDO
XO2_TCK
XO2_TMS
XO2_TDI
XO2_TDO
XO2_TMS
XO2_TCK
XO2_TDO_PIN
XO2_TDO_PIN
LPDDR_A0
LPDDR_A1
XO2_GPIO_10
LPDDR_DQ0
LPDDR_DQ1
LPDDR_DQ2
LPDDR_DQ3
LPDDR_DQ4
LPDDR_DQ5
LPDDR_DQ6
LPDDR_DQ7
LPDDR_A2
LPDDR_A3
LPDDR_A4
LPDDR_A5
LPDDR_A6
LPDDR_A7
LPDDR_A8
LPDDR_A10
LPDDR_A11
LPDDR_CK
LPDDR_CKn
LPDDR_LDM
LPDDR_A12
LPDDR_A9
uSD_DAT2
SW3
XOUT
XIN
uSD_DAT3
LVDS_COMP_N
AUDIO_OUT
XO2_LED1
XO2_LED2
XO2_LED3
XO2_LED0
PWM_FB_Delta_Sigma
LVDS_COMP_P_VREF
PM_PLDCLK
XO2_RESETn
uSD_CMD
uSD_DAT0
uSD_DAT1
USB_UART_TX
USB_UART_RX
uSD_CLK
PM_OUT13
PM_OUT11
PM_OUT12
PM_MCLK
LPDDR_LDQS
ADC_IN
AUDIO_IN
LVDS_COMP_P_VREF
PWM_FB_Delta_Sigma
LVDS_COMP_N
VCC_CORE
VCC33
VCCIO33
VCCIO18
VCC18
VCCIO33
VCCIO33
VCCIO33
XO2_TDI
[6,14]
XO2_TDO
[6]
XO2_TCK
[6,7,14]
XO2_TMS
[6,7,14]
TDI_HDR
[7]
TDO_HDR
[7]
TMS_HDR
[6,7,14]
TCK_HDR
[6,7,14]
XO2_TDO_PIN
[14]
LPDDR_A0
[8]
LPDDR_A1
[8]
XO2_GPIO_10
[7]
LPDDR_DQ0
[8]
LPDDR_DQ1
[8]
LPDDR_DQ2
[8]
LPDDR_DQ3
[8]
LPDDR_DQ4
[8]
LPDDR_DQ5
[8]
LPDDR_DQ6
[8]
LPDDR_DQ7
[8]
LPDDR_LDQS
[8]
LPDDR_A2
[8]
LPDDR_A3
[8]
LPDDR_A4
[8]
LPDDR_A5
[8]
LPDDR_A6
[8]
LPDDR_A7
[8]
LPDDR_A8
[8]
LPDDR_A10
[8]
LPDDR_A11
[8]
LPDDR_CK
[8]
LPDDR_CKn
[8]
LPDDR_LDM
[8]
LPDDR_A12
[8]
LPDDR_A9
[8]
uSD_DAT2
[8]
SW3
[7]
X_1
[7]
uSD_DAT3
[8]
AUDIO_OUT
[12]
XO2_LED0
[7]
XO2_LED1
[7]
XO2_LED2
[7]
XO2_LED3
[7]
PM_PLDCLK
[4,7]
X_2
[7]
XO2_RESETn
[4,7]
uSD_CMD
[8]
uSD_DAT0
[8]
uSD_DAT1
[8]
USB_UART_TX
[6]
USB_UART_RX
[6]
uSD_CLK
[8]
PM_OUT13
[4]
PM_OUT11
[4]
PM_OUT12
[4]
PM_MCLK
[4,7]
XO2_ADC_IN
AUDIO_IN
Title
v
e
R
t
c
ej
or
P
e
zi
S
t
e
e
h
S
:
et
a
D
of
5555 N.E. Moore Court
Hillsboro, Oregon. 97124
www.latticesemi.com
MachXO2 Control Board
G
XO2 Banks 1, 3, 4, 5 & JTAG
B
13
14
Tuesday, June 26, 2012
Title
v
e
R
t
c
ej
or
P
e
zi
S
t
e
e
h
S
:
et
a
D
of
5555 N.E. Moore Court
Hillsboro, Oregon. 97124
www.latticesemi.com
MachXO2 Control Board
G
XO2 Banks 1, 3, 4, 5 & JTAG
B
13
14
Tuesday, June 26, 2012
Title
v
e
R
t
c
ej
or
P
e
zi
S
t
e
e
h
S
:
et
a
D
of
5555 N.E. Moore Court
Hillsboro, Oregon. 97124
www.latticesemi.com
MachXO2 Control Board
G
XO2 Banks 1, 3, 4, 5 & JTAG
B
13
14
Tuesday, June 26, 2012
R155
0
DNI
R155
0
DNI
R165
0
DI
R165
0
DI
1.2K/2K/4K 2nd Fn
LCMXO2-1_2K/2K/4K-MN132
U4E
1.2K/2K/4K 2nd Fn
LCMXO2-1_2K/2K/4K-MN132
U4E
PL4C/PL6A/PL9A
F1
PL4D/PL6B/PL9B
F3
PL5A/PL7C/PL10C PCLKT4_0
G3
PL5B/PL7D/PL10D PCLKC4_0
H2
PL5C/PL9A/PL13A
H1
PL5D/PL9B/PL13B
H3
PL8A/PL10A/PL14A
J1
PL8B/PL10B/PL14B
J2
VCCIO3
G1
C94
0_1uF
DNI
C94
0_1uF
DNI
MH16
M_HOLE1
DI
IW_MNT0
MH16
M_HOLE1
DI
IW_MNT0
1
XO2 JTAG HD
J7
XO2 JTAG HD
J7
POWER
1
TDO
2
TDI
3
NC
4
TRST
5
TMS
6
GND
7
TCK
8
R166
0
DI
R166
0
DI
R156
0
DNI
R156
0
DNI
R73
10K
DI
R73
10K
DI
J9
Jumper_2way
DNI
J9
Jumper_2way
DNI
1
2
3
C98
0_1uF
DI
C98
0_1uF
DI
1.2K/2K/4K 2nd Fn
LCMXO2-1_2K/2K/4K-MN132
U4F
1.2K/2K/4K 2nd Fn
LCMXO2-1_2K/2K/4K-MN132
U4F
PL2A/PL1A/PL3A L_GPLLT_FB
B1
PL2B/PL1B/PL3B L_GPLLC_FB
B2
PL2C/PL2A/PL4A L_GPLLT_IN
C1
PL2D/PL2B/PL4B L_GPLLC_IN
C3
PL3A/PL3A/PL6A PCLKT5_0
C2
PL3B/PL3B/PL6B PCLKC5_0
D1
PL3C/PL4A/PL7A
E1
PL3D/PL4B/PL7B
E2
PL4A/PL5A/PL8A
E3
PL4B/PL5B/PL8B
F2
VCCIO3/VCCIO5/VCCIO5
D3
IO12IO12
C78
3300pF
DI
C78
3300pF
DI
C84
0_1uF
DI
C84
0_1uF
DI
R181
10K
DI
R181
10K
DI
C77
0_1uF
DI
C77
0_1uF
DI
R180
10K
DI
R180
10K
DI
C90
0_1uF
DI
C90
0_1uF
DI
C80
0_1uF
DI
C80
0_1uF
DI
R53
10K
DI
R53
10K
DI
C76
0_1uF
DI
C76
0_1uF
DI
R41
10K
DI
R41
10K
DI
1.2K/2K/4K 2nd Fn
LCMXO2-1_2K/2K/4K-MN132
U4D
1.2K/2K/4K 2nd Fn
LCMXO2-1_2K/2K/4K-MN132
U4D
PL10B/PL13B/PL19B
L3
PL10C/PL14A/PL20A
M1
PL10D/PL14B/PL20B
M2
PL8C/PL11A/PL16A
J3
PL8D/PL11B/PL16B
K2
PL9A/PL12A/PL17A PCLKT3_0
K1
PL9B/PL12B/PL17B PCLKC3_0
K3
VCCIO3
L1
C87
0_1uF
DNI
C87
0_1uF
DNI
DQ1
DQ0
1.2K/2K/4K 2nd Fn
LCMXO2-1_2K/2K/4K-MN132
U4B
DQ1
DQ0
1.2K/2K/4K 2nd Fn
LCMXO2-1_2K/2K/4K-MN132
U4B
PR10A/PR13A/PR18A
M12
PR10B/PR13B/PR18B
M14
PR10C/PR14A/PR19A
N13
PR10D/PR14B/PR19B
N14
PR2A/PR1A/PR2A/R_GPLLT_FB
B14
PR2B/PR1B/PR2B/R_GPLLC_FB
C13
PR2C/PR2A/PR3A/R_GPLLT_IN
C14
PR2D/PR2B/PR3B/R_GPLLC_IN
D12
PR3A/PR3A/PR5A
E12
PR3B/PR3B/PR5B
E14
PR4A/PR4A/PR6A
E13
PR4B/PR4B/PR6B
F12
PR4C/PR5A/PR8A
F13
PR4D/PR5B/PR8B
F14
PR5A/PR6A/PR9A DQS
G12
PR5B/PR6B/PR9B DQSN
G14
PR5C/PR7A/PR10A/PCLKT1_0
G13
PR5D/PR7B/PR10B/PCLKC1_0
H12
PR8A/PR9A/PR13A DQS
J12
PR8B/PR9B/PR13B DQSN
J14
PR8C/PR10A/PR14A
J13
PR8D/PR10B/PR14B
K12
PR9A/PR11A/PR15A
K13
PR9B/PR11B/PR15B
K14
PR9C/PR12A/PR16A
L14
PR9D/PR12B/PR16B
M13
VCCIO1
H14
VCCIO1
D14
VCCIO1
L12
MH13
M_HOLE1
DI
IW_MNT0
MH13
M_HOLE1
DI
IW_MNT0
1
LCMXO2-1_2K/2K/4K-MN132
U4G
LCMXO2-1_2K/2K/4K-MN132
U4G
GND
A5
GND
B11
GND
D2
GND
D13
GND
L2
GND
L13
GND
P5
GND
P10
GND
G2
GND
H13
NC
C7
VCC
A14
VCC
N1
VCC
A1
VCC
P14
C93
0_1uF
DNI
C93
0_1uF
DNI
MH2
M_HOLE1
DI
IW_MNT0
MH2
M_HOLE1
DI
IW_MNT0
1
R157
0
DI
R157
0
DI
C95
0_1uF
DNI
C95
0_1uF
DNI
C97
0_1uF
DI
C97
0_1uF
DI
MH1
M_HOLE1
DI
IW_MNT0
MH1
M_HOLE1
DI
IW_MNT0
1