Lantronix Qualcomm HDK8450, User Manual

Page: 40 / 42

HDK8450 (SM8450P) Processor User Guide Display card
80-28453-2 Rev. C Confidential
– Qualcomm Technologies, Inc. and/or its affiliated companies – May Contain Trade Secrets
40
MAY CONTAIN U.S. AND INTERNATIONAL EXPORT CONTROLLED INFORMATION
This connector provides a JTAG interface to the main processor by which users can connect a
JTAG (Lauterbach / USB Wiggler) 20 pin ARM JTAG.
NOTE:
It does not provide software support for JTAG
Table 4-5 JTAG Header J601 Pin out
Pin NO Signal Description Pin# Signal Description
J601[1] JTAG_PWR JTAG Power J601[2] NC
J601[3] TRST_N Target RESET_N signal J601[4] DET_N JTAG detect N
signal
J601[5] TDI TDI Signal (Target
DATA IN) J601[6] GND GND
J601[7] TMS TMS Signal J601[8] GND GND
J601[9] TCK TCK Signal J601[10] GND GND
J601[11] NC J601[12] GND GND
J601[13] TDO TDO Signal (Target
Data Out) J601[14] GND GND
J601[15] SRST_N Source RESET_N signal J601[16] GND GND
J601[17] NC NC J601[18] GND GND
J601[19] NC NC J601[20] GND GND
4.2.4 Audio expansion connector
Figure 4-5 J501 Audio Expansion Connector
Pin NO Signal Description Pin# Signal Description
J501[1] EXP_UART_CTS UART J501[2] MI2S2_I2S_WS MI2S
J501[3] EXP_UART_TX UART J501[4] MI2S2_I2S_SCK MI2S
J501[5] EXP_UART_RX UART J501[6] MI2S2_I2S_DAT0 MI2S
J501[7] EXP_UART_RFR UART J501[8] MI2S2_I2S_DAT1 MI2S
J501[9] NC J501[10] WCD_MIC_BIAS3 Mic bias3
J501[11] DC_IN 12V J501[12] WCD_MIC_BIAS1 Mic bias1
J501[13] VREG_S10B_1P8 1.8V J501[14] DMIC01_DATA GPIO_172
J501[15] VREG_5P0 5V J501[16] DMIC01_CLK GPIO_171
J501[17] GND Ground J501[18] DMIC23_DATA GPIO_174
J501[19] GND ground J501[20] DMIC23_CLK GPIO_173
tech.intrinsyc.com
Confidential -- Lantronix, Inc. Lantronix NDA Required