Kikusui TOS5200, User Manual

Page: 58 / 82

58
TOS5200
Interlock Feature
Selecting the test mode
The relationship between the PM0, PM1, TEST SEL, and AUTO SEL signals and the test
mode that is recalled is shown in the table below.
Interlock Feature
This feature links the TOS5200 to an external device to stop output appropriately. This
ensures the safety of the operator.
While the interlock feature is active, even if you press the START switch or apply a start sig-
nal from an external controller, the TOS5200 will not perform testing. While the interlock sig-
nal is being applied, you cannot release PROTECTION mode by pressing the STOP switch
or applying a stop signal.
By using the interlock feature, you can control the TOS5200 output from an external source.
This ensures safe operation of the tester.
p. 22
The first time that you turn the POWER switch on after you purchase the TOS5200, the tester
will be in PROTECTION mode through the interlock feature. You can use the included SIG-
NAL I/O plug to easily release the PROTECTION mode.
Attaching the included SIGNAL I/O plug connects pin numbers 1 and 13, the IN
and INTERLOCK- pins. Only use this plug to easily release the PROTECTION mode.
When you are actually performing tests, use the interlock feature to ensure safety.
During withstanding voltage test in which you are using tools, (1) placing a cover over the
DUT so that output is turned off whenever the cover is removed to prevent electric shock and
(2) placing a safety fence around the work area where withstanding voltage test is being per-
formed so that output is turned off whenever the fence is opened are both examples of effec-
tive safety measures.
■
Interlock signal input conditions
Open across terminals
• When the resistance across the positive and negative terminals is 1.2 k
Ω
or greater.
• If you are using transistors or an optical device, when the current across the positive
and negative terminals is 5 mA or less.
■
Interlock signal release conditions
Short across terminals
• When the resistance across the positive and negative terminals is 1 k
Ω
or less.
• If you are using transistors or an optical device, when the current across the positive
and negative terminals is 6 mA or greater.
PM0 PM1 TEST SEL AUTO SEL Recalled panel memory number
H H L L Memory 1
L H L L Memory 2
H L L L Memory 3
L L L L —
PM0 PM1 TEST SEL AUTO SEL Recalled test mode
L L L L ACW
See