background image

3010-dda.ib.rev1.doc 

Page 3 of 10 

05/07/2006 

Description 

 

 
The IRT DDA-3010 is a single input, six out 140/155 Mb/s data distribution amplifier whose input and outputs 
comply with ITU Rec. G.703. 
 
Due to the fact that standard loop through techniques used in the analogue domain are unsuitable to the digital 
domain most digital equipment comes with no facility to route the input signal to other locations. As a result a DDA 
is required at almost every point in the digital chain. 
 
Serial digital signals also suffer severe deterioration over relatively short cable distances. The DDA-3010 provides a 
means of extending the working distances that can be achieved by equalising, reclocking and re-transmitting the data 
mid route. 
 
The DDA-3010 provides input cable equalisation and reclocking of the serial digital signal, muting of the output 
signal when no input signal is applied and external alarm contacts on loss of signal or loss of lock and loss of the 
power supply. 
 
Six individually sourced outputs are provided at the rear of the module and a monitoring port is provided on the front 
panel. In the event of a power failure, a bypass relay automatically switches the input signal to output 1. 
 
Indicators are provided on the front panel for: 

Signal present. 

 

155 Mb/s operation. 

 

140 Mb/s operation. 

 Power 

on. 

 
The DDA-3010 may be mounted in IRT’s 1 RU or 3 RU frames with other analogue or digital modules. 
 

Standard features: 

 

• 

Input and output connections on the rear panel. 

• 

Automatic input equalisation to 250 metres. 

• 

Data regeneration & re-clocking. 

• 

Automatic output muting on no input. 

• 

External alarms. 

• 

Front panel indicators provide monitoring of presence of input signal. 

• 

Front panel indication of link selection of operating rate 140 Mb/s or 155 Mb/s. 

 

 

O/P 1

 

O/P 2

 

O/P 3

 

O/P 4

 

O/P 5

 

O/P 6

 

MON O/P

 

OUTPUTS

 

EQUALISER

RECLOCKING 

 

SIGNAL FAIL 

DETECTION

 

INPUT

 

Relay RL 2 = Power Loss Alarm

 

Link LK1

SIGNAL FAIL 
ALARM O/P

 

RL 1

BLOCK DIAGRAM DDA-3010 SIGNAL PATH

RL1 

Link LK2

POWER LOSS 
ALARM O/P

 

RL 2

Power Loss Bypass Relay

 

Relay RL 1 = Signal Fail Alarm 
                      (Loss of Lock, Loss of Signal)

 

Link LK4

140/155 Mb/s

Select

Summary of Contents for DDA-3010

Page 1: ...ned and manufactured in Australia IRT can be found on the Internet at http www irtelectronics com I R T Electronics Pty Ltd A B N 35 000 832 575 26 Hotham Parade ARTARMON N S W 2064 AUSTRALIA National Phone 02 9439 3744 Fax 02 9439 7439 International 61 2 9439 3744 61 2 9439 7439 Email sales irtelectronics com Web www irtelectronics com ...

Page 2: ... DDA 3010 later than S N 0401001 Operational Safety WARNING Operation of electronic equipment involves the use of voltages and currents that may be dangerous to human life Note that under certain conditions dangerous potentials may exist in some circuits when power controls are in the OFF position Maintenance personnel should observe all safety regulations Do not make any adjustments inside equipm...

Page 3: ...s of the power supply Six individually sourced outputs are provided at the rear of the module and a monitoring port is provided on the front panel In the event of a power failure a bypass relay automatically switches the input signal to output 1 Indicators are provided on the front panel for Signal present 155 Mb s operation 140 Mb s operation Power on The DDA 3010 may be mounted in IRT s 1 RU or ...

Page 4: ...nt LED green 155 Mb s operation LED green 140 Mb s LED yellow Alarm signal Power Loss Alarm N O or N C link selectable relay contact closure to ground on power failure Signal Failure Alarm N O or N C link selectable relay contact closure to ground on loss of input signal or loss of signal lock Power Requirements Voltage 28 Vac CT 14 0 14 or 16 Vdc Power consumption 3 VA 107 mA Other Temperature ra...

Page 5: ...amplitudes of the measured steady state amplitude 2 ns Transition timing tolerance referred to the Negative transitions 0 1 ns mean value of the 50 amplitude points of Positive transitions at unit interval boundaries 0 5 ns negative transitions Positive transitions at mid intervals 0 35 ns Input return loss 15 dB over the frequency range 7 MHz to 210 MHz Output return loss 15 dB over the frequency...

Page 6: ...ate carrier detection circuits to mute the output when no signal is applied to the unit The carrier detect signal and lock signal of the reclocker are used to energise relay RL1 via a transistor Q1 when locked carrier is present A second relay RL2 de energises on loss of power to give a separate alarm for loss of power The relay contacts are connected to SK10 on the rear panel to give a failure al...

Page 7: ...te manual for selected frame type Links LK1 is factory set for a contact make to ground on signal failure at SK10 pin 2 on the rear panel move LK1 from the normally closed N C to the normally open N O position for a break to ground on loss of signal loss or loss of lock Links LK2 is factory set for a contact make to ground on signal failure at SK10 pin 3 on the rear panel move LK2 from the normall...

Page 8: ...and rear assembly drawings are not to scale and are intended to show relative positions of connectors indicators and controls only SK10 3 Power Fail SK10 2 Alarm SK10 1 GND 3 2 1 SK10 RL1R SK1 SK6 SK4 SK3 SK7 SK5 SK2 OUTPUTS INPUT ZVA 3010RL POWER OFF BYPASS SK1 SK2 DC DDA 3010 N140 140 155 SIGNAL OUTPUT MON ...

Page 9: ... extended by IRT only to the extent obtainable from the component supplier Equipment return Before arranging service ensure that the fault is in the unit to be serviced and not in associated equipment If possible confirm this by substitution Before returning equipment contact should be made with IRT or your local agent to determine whether the equipment can be serviced in the field or should be re...

Page 10: ...3010 dda ib rev1 doc Page 10 of 10 05 07 2006 Drawing Index Drawing Sheet Description 804823 1 DDA 3010 Circuit Schematic ...

Page 11: ...6 08 2003 5V Input CD SD SD RATE Input Equaliser and Reclocking circuit 804823s2 sch 1 2 C35 100nF 1 2 F5 RXE020 POLYFUSE 5V 1 2 C42 10nF 1 2 C43 10nF 2 1 R55 N C 1 2 L3 0R0 1 2 J2 BNC 155 Mb s grn 2 1 R58 680R 2 1 LD3 HLMP 1503 5V 140 Mb s yell 2 1 R57 680R 2 1 LD2 HLMP 1401 5V 3 2 1 Q1 BSS123 3 2 1 Q2 BSS123 3 1 2 LK2 n c n o 10 1 5 RL2B 1 2 C41 10nF 3 8 RL2A V23026 5V 5V J2 optional power in us...

Reviews: