4
Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to
verify that the Application Note or Technical Brief is current before proceeding.
For information regarding Intersil Corporation and its products, see www.intersil.com
AN1289.0
February 12, 2007
ISL28470EVAL1Z Schematic Diagram
VREFA
VREFD
VREFC
VREFB
V+
GND
V-
VOUT A
VOUT B
VOUT C
VOUT D
+IND
-IND
FB+D
+INC
-INC
FB+C
+INB
-INB
FB+B
+INA
-INA
FB+A
DISABLE
END
ENC
ENA
ENB
ENABLE
ENABLE
DISABLE
DISABLE
ENABLE
DISABLE
ENABLE
0
0
VREFD
01
1
VP
2
1
2
VP
R21
VP
VP
1
2
1
1
2
1
2
1
2
1
2
0
1
0
1
3
2
2
ROBERT POSPISIL
ISL28470EVAL1Z
R58
10K
R59
OPEN
C12
R57
100K
C11
OPEN
J20
J21
R60
0
R61
10K
OPEN
C14
R63
0
R65
10K
J22
OPEN
C16
R66
0
OPEN
C18
R67
10K
J23
R68
100K
C17
OPEN
OPEN
C15
100K
R64
OPEN
C13
100K
R62
0.01UF
VM
0.01UF
VP
R15
R16
DNP
DNP
R17
1K
0
R14
DNP
R13
J8
J9
J10
J11
J12
R29
R25
0
DNP
R24
R22
DNP
R23
100K
100K
R20
DNP
R19
0
R18
VREFA
VREFB
DNP
R27
R26
DNP
R28
1K
100K
R31
DNP
R30
0
J13
R32
0
R33
DNP
R34
100K
DNP
DNP
R37
R38
R39
1K
0
R36
DNP
R35
J14
J15
J16
R43
R40
0
R41
DNP
R42
100K
VREFC
100K
R45
DNP
R44
J17
J18
J19
R46
DNP
R47
R51
0
R52
DNP
R53
100K
R48
DNP
R50
1K
R49
DNP
100K
DNP
R55
0
R54
R56
C8
C7
U1
SSOP28
R69
DNP
R70
10K
S1
R72
10K
S2
R71
DNP
R74
10K
S3
DNP
R73
R75
DNP
S4
R76
10K
R2
R1
C1
C2
D1
D2
C9
C10
R3
0
0
R4
0.1UF
0.1UF
4.7UF
4.7UF
0
0
J1
J2
J3
R5
DNP
DNP
R6
C3
OPEN
OPEN
C4
R8
DNP
R7
DNP
OPEN
C5
DNP
R10
R11
DNP
OPEN
C6
DNP
R12
J7
J6
J5
J4
DNP
R9
VREFA
VREFB
VREFC
VREFD
V-
V+
V-
V+
V-
V+
V-
V+
V-
V+
VP
VM
TITLE:
ENGINEER:
DRAWN BY:
SHEE
DATE
REV:
DATE
DESCRIPTION
LTR
ZONE
11
12
7
5
4
3
2
28
27
26
25
24
23
22
21
20
14
13
10
8
6
1
9
15
16
17
18
19
Generic
Pack.
M28.15
Application Note 1289
