A. Handling Graceful Thermal Shutdown
Note:
•
Qualified OEM server systems provide adequate cooling for standard workloads
and the use of
pacd
may be optional.
•
Refer to the
pacd
, including
considerations that may lead to an unexpected system reboot.
The Intel FPGA PAC Daemon (
pacd
) is a program that can be used to help protect the
user’s server from crashing due to hardware reaching an upper non-recoverable or
lower non-recoverable sensor threshold.
pacd
is capable of monitoring any of the 46
sensors reported by Board Management Controller.
pacd
can be run standalone, as a
daemon, or as a systemd service. When the OPAE tools-extra package is installed,
pacd
gets placed in the OPAE binaries directory (default:
/usr/bin
) along with a
configuration and service file –
pacd.conf
and
pacd.service
, respectively.
On startup, the
pacd
sets its threshold to the BMC's default sensor threshold values.
The BMC threshold values are readjusted such that the threshold range is expanded.
This is to pass on the Graceful Thermal Shutdown responsibility to
pacd
.
pacd
periodically reads the sensor values and if the values exceed the threshold, it
resets the FPGA. This sends a
SIGHUP
signal to all running processes and makes the
board inaccessible from the host. The daemon waits for a configurable time specified
by
-c
in
pacd.conf
, as described below, to cool down the board. After this
configurable wait time elapses, the
pacd
service programs the specified AFU. Ensure
that the AFU host application that you develop monitors for a
SIGHUP
signal and exits.
pacd
can be set up as a systemd service as follows (using a shell with elevated
privileges (sudo)):
1. Edit the
pacd.conf
file to update the “
DefaultGBSOptions
” entry with a list of
AFUs appropriate for your FIM. Use the full absolute path to each AFU file and
precede each file name with ‘
-n
’.
sudo vim /usr/bin/pacd.conf
Edit entry:
DefaultGBSOptions=-n /home/<username>/intelrtestack/\
d5005_pac_ias_2_0_b*/hw/samples/nlb_mode_3/bin/nlb_mode_3.gbs
UG-20202 | 2019.08.05
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
