January 2007
165
Intel
®
855GME Chipset and Intel
®
6300ESB ICH Embedded Platform Design Guide
Integrated Graphics Display Port
6.3.2.3
DVOB and DVOC Routing Guidelines
provides the DVOB and DVOC routing guideline summary.
The routing guideline recommendations in this section apply for both interfaces. Refer to
for GMCH DVOB package lengths and
for GMCH DVOC package lengths.
•
All signals shall be routed as striplines (inner layers).
•
All signals in a signal group shall be routed on the same layer. Routing studies have shown that
these guidelines may be met. The trace length and trace spacing requirements must not be
violated by any signal.
•
Route the DVOBCLK[1:0] or DVOCCLK[1:0] signal pairs 4 mils wide and 8 mils apart with
a max trace length of 6 inches. This signal pair shall be a minimum of 12 mils from any
adjacent signals.
•
To break out of the 82855GME, the DVOB and/or DVOC data signals may be routed with a
trace width of 4 mils and a trace spacing of 7 mils. The signals shall be separated to a trace
width of 4 mils and a trace spacing of 8 mils within 0.3 inches of the GMCH component.
Table 51. DVOB and DVOC Routing Guideline Summary
Parameter Definition
Signal Group
DVOBD [11:0], DVCBD [11:0]
Motherboard Topology
Point to point
Reference Plane
Ground Referenced
Characteristic Trace Impedance (Zo)
55
Ω
± 15%
Nominal Trace Width
Inner layers: 4 mils
Minimum Spacing to Trace Width Ratio
2:1 (e.g., 8 mil space to 4 mil trace)
Minimum Isolation Spacing to non-DVO Signals
20 mils
Minimum Spacing to Other DVO Signals
12 mils (See exceptions for breakout region below.)
Minimum Spacing of DVOBCLK [1:0] or
DVOCCLK[1:0] to any other signals
12 mils
Package Length Range – P1
Refer to
and
for package lengths.
Total Length –
Max 6”
Data to Clock Strobe Length Matching
Requirements
for length matching
requirements.)
CLK0 to CLK1 Length Matching Requirements
+ 10 mils (Refer to
for length matching
requirements.)
Table 52. DVOB Interface Package Lengths (Sheet 1 of 2)
Signal
Pin Number
Package Length (mils)
DVOBBLANK#
L2
583
DVOBCCLKINT
M3
520
DVOBCINTR#
G2
712
DVOBCLK
P3
475
DVOBCLK#
P4
439
DVOBD[0]
R3
489
Summary of Contents for 6300ESB ICH
Page 24: ...24 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide Introduction...
Page 102: ...102 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide...
Page 122: ...122 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide...
Page 190: ...190 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide Hub Interface...
Page 318: ...318 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide Layout Checklist...