10. Registers > RapidIO Control and Status Registers (CSRs)
CPS-1848 User Manual
222
June 2, 2014
Formal Status
This document is confidential and is subject to an NDA.
Integrated Device Technology
10.4 RapidIO Control and Status Registers (CSRs)
These RapidIO Specification (Rev. 2.1) registers control aspects of operation of the entire device.
10.4.1
Host Base deviceID Lock CSR
10.4.2
Component Tag CSR
Register Name: HOST_BASE_DEVICEID_LOCK_CSR
Reset Value: 0x0000_FFFF
Register Offset: 0x000068
Bits
0
1
2
3
4
5
6
7
00:07
Reserved
08:15
Reserved
16:23
HOST_BASE_DEVICEID
24:31
HOST_BASE_DEVICEID
Bits
Name
Description
Type
Reset
Value
0:15
Reserved
Reserved
RO
0
16:31
HOST_BASE_DEV
ICEID
Base deviceID for the device that initializes this device. The
behavior of this field is as defined in the RapidIO Specification
(Rev. 2.1), Part 3.
RW
0xFFFF
Register Name: COMP_TAG_CSR
Reset Value: 0x0000_0000
Register Offset: 0x00006C
Bits
0
1
2
3
4
5
6
7
00:07
CTAG
08:15
CTAG
16:23
CTAG
24:31
CTAG
Bits
Name
Description
Type
Reset
Value
0:31
CTAG
Component Tag for this device. This field is written by software. It
is used for labeling and identifying port-write transactions to the
host.
RW
0