IDT 89HPES48T12G2, User Manual

Page: 170 / 276

IDT Register Organization
PES48T12G2 User Manual 14 - 12 April 5, 2013
Notes
Switch Configuration and Status Registers
This section outlines switch configuration and status registers. These registers are accessible using
global address space access registers (i.e., GASAADDR and GASADATA), SMBus, or serial EEPROM.
Figure 14.3 shows the organization of the address space. Registers in this address range are referenced as
REGNAME
where
REGNAME
represents the register name in Table 14.6. Offset addresses for these regis-
ters can be found in Table 14.6 and register definitions are provided in Chapter 16. Reading from or writing
to an address not defined in Table 14.6 completes successfully but has an undefined effect.
Figure 14.3 Switch Configuration and Status Space Organization
GPIO, Hot-Plug, SMBus
Switch Control & Status
Reserved
0x0000
0x0100
0x1FFF
0x0A90
Reserved
0x0500
0x0AF0
Port Configuration
and GPE Registers
SerDes Control and
Status Registers
0x0800
Registers