ICP GDT6111RP, User Manual

Page: 22 / 36

&KDSWHU$*'78VHUV0DQXDO
$3URGXFW'HVFULSWLRQ
$$ ,,QQWWHHOL OL 55[[770 0,,2 233UURRFFHHVV VVRRUU
The i960Rx (TM) I/O processor is the first member of a new RISC CPU generation which was
specifically designed for I/O applications. This CPU on a ICP Controller can reach a perform-
ance of
30 MIPS and supervises all tasks of the SCSI devices, the RAID controlling and the
communication with the PCI computer. In doing so, it significantly offloads the PCI com-
puter, leaving it free to perform its original tasks.
$$ $$UUFFKKLLWWHHFFWWXXUUHH**HHQQHHUUDDOO %%,,77
To meet the demands on a high performance controller, the bus architecture of the ICP
Controller has a general
32-bit layout.
ƒ
32-bit control processor (i960Rx (TM) I/O Processor)
ƒ
32-bit SCSI processors
ƒ
32-bit bus-interface (PCI)
ƒ
32-bit Cache RAM
$$ &&DDFFKKH H55$$0 0(([[SSDDQQGGDDEEOOH HWWR R 0 0%%
The cache RAM of a ICP Controller consists of one standard PS/2, 72 PIN, 32-bit or 36-bit,
SIMM (
S ingle I nline M emory M odule). This can be a Fast Page Mode (FPM) SIMM with an
access time of 60ns (or less), or an Extended Data Out (EDO) SIMM with an access time of
50ns. Operation of the controller with an EDO SIMM increases the controller's overall per-
formance.
The cache size is flexible as different memory sizes can be obtained by using different
SIMMs. Thus, the memory can be expanded to 4MB, 8MB, 16MB, 32MB, or 64MB. In addi-
tion, it is possible to use an ECC SIMM (16MB).
An intelligent multi-level cache algorithm ensures that a high hit rate (cache hit) is
achieved. Both, look-ahead and special delayed-write cache functions are implemented.
With the GDT configuration program "GDTSETUP" and the monitoring utility GDTMON, the
user can adjust various cache parameters.
$$ &&RRP PSSDDWWLLEELOL LOLWW\ \33&&,,
The controllers of the GDT series have been developed in accordance with the 2.1 PCI-Bus
specifications. They perform full bus-master DMA.
$$ 88S SWWR R ,,QQGGHHSSHHQQGGHHQQWW: :LLGGH H 88OOWWUUD D66&&66,,FFKKDDQQ QQHHOOVV
The ICP Controller is equipped with up to five Wide & Ultra SCSI channels which are based
on 32-bit RISC SCSI-processors. By using this third generation SCSI processor, the SCSI
overhead is reduced to a minimum, and maximum speed on the SCSI channel is achieved.
Up to
35 SCSI devices can be connected. All SCSI devices complying with the laid down
SCSI-2 & SCSI-3 specifications can be operated. The maximum data transfer rate per chan-
nel is
40MB/sec.
The ICP Controller is equipped with a SCSI-2-compliant ( alternative 2 ), active, and software-
switchable SCSI bus termination, which allows for a separate termination of the lower and
higher byte of the SCSI bus.