![background image](http://html1.mh-extra.com/html/icom/id-1/id-1_service-manual_2038168016.webp)
5 - 3
5-2 PLL AND CODEC ADJUSTMENT
ADJUSTMENT
ADJUSTMENT CONDITION
MEASUREMENT
VALUE
ADJUSTMENT
UNIT
LOCATION
UNIT
ADJUST
FPGA
FREQUENCY
[ Set FPGA
frequency]
1 • Operating freq. : 1240.00 MHz
• Mode
: DD mode
• Receiving
LOGIC-1
unit
Connect a frequency
c o u n t e r t o t h e c h e ck
point "CP200".
16.3840 MHz LOGIC-1
unit
C202
2 • Operating freq.
: 1240.00 MHz
• Mode
: DV mode
• Receiving
9.8304 MHz
LOGIC-1
unit
C215
PLL LOCK
VOLTAGE
1 • Operating freq.
: 1240.00 MHz
• Mode
: DV mode
• Connect an RF power meter or
50
Ω
dummy load to the antenna
connector.
• Receiving
MAIN
unit
C o n n e c t a d i g i t a l
multimeter or an oscillo-
scope to the check point
"LV1".
More than
0.9 V
Verify
2 • Operating freq.
: 1300.00 MHz
• Receiving
Less than
4.4 V
3 • Mode
: FM mode
• Receiving
MAIN
unit
C o n n e c t a d i g i t a l
multimeter or an oscillo-
scope to the check point
"LV2".
3.1–4.0 V
4 • Mode
: DD mode
• Receiving
2.6–3.3 V
5 • Mode
: FM mode
• Transmitting
3.3–4.0 V
I/Q
BALANCE
[ FPGA D.C.
voltage ad-
justment
/DV I]
1 • Preset "IQ Direct-current output"
ON.
• Operating freq.
: 1270.00 MHz
• Mode
: DV mode
• Connect an RF power meter or
50
Ω
dummy load to the antenna
connector.
• Transmitting
MAIN
unit
C o n n e c t a d i g i t a l
multimeter or an oscillo-
scope to the check point
"CP.I".
T h e s a m e
voltage of the
c h e c k p o i n t
"CP.IR".
PC
screen
[ FPGA
D.C.
voltage
adjust-
ment
/DV I]
[ FPGA D.C.
voltage ad-
justment
/DV Q]
2 • Transmitting
MAIN
unit
C o n n e c t a d i g i t a l
multimeter or an oscillo-
scope to the check point
"CP.Q".
T h e s a m e
voltage of the
c h e c k p o i n t
"CP.QR".
PC
screen
[ FPGA
D.C.
voltage
adjust-
ment
/DV Q]
[ FPGA D.C.
voltage ad-
justment
/DV I]
3 • Transmitting
Rear
panel
C o n n e c t a s p e c t r u m
analyzer to the antenna
connector through an
attenuator.
Minimum out-
put level
PC
screen
[ FPGA
D.C.
voltage
adjust-
ment
/DV I],
[ FPGA
D.C.
voltage
adjust-
ment
/DV Q]
[ FPGA D.C.
voltage ad-
justment
/DV Q]
4
•
Repeat step 3 and step 4 several times.
Summary of Contents for ID-1
Page 1: ...SERVICE MANUAL DIGITAL TRANSCEIVER S 14120IZ C1 May 2005...
Page 45: ...SECTION 10 BLOCK DIAGRAM 10 1 10 1 MAIN UNIT 4...
Page 46: ...10 2 LOGIC 1 UNIT 10 3 RC 24 10 2...
Page 47: ...SECTION 11 VOLTAGE DIAGRAM 11 1 MAIN UNIT 11 1...
Page 48: ...11 2...
Page 49: ...11 3...
Page 50: ...11 4 11 2 LOGIC 1 UNIT...
Page 51: ...11 5...
Page 52: ...11 6 11 3 RC 24...
Page 54: ...1 1 32 Kamiminami Hirano ku Osaka 547 0003 Japan S 14120IZ C1 2005 Icom Inc...