background image

CS1

CS2

CS3

EN

COMMAND

CLR

Vdd

RESET

IC4, IC5, IC6

IC1

IC13

IC20

IC19

Q1

Q3, Q4

IC7, Q2

IC10, IC11, IC12

L1, D1-D4, IC14

R6 - R14

IC15, IC17, IC 18, Q11, Q12

D8 - D11, Q9, Q11, IC15

BUFFER

LATCHES

RELAY DRIVERS

PWR

PWR

|z|

PHASE

SWR1

SWR2

SWR3

CP11

BUFFER

CONTROL

CPU

VOLTAGE

REGULATORS

+ 8 V

+ 13.8 V

KEY

START

RL2

RF IN

TUNE

DETECTOR

SWR

ATTENUATOR

PHASE

IMPEDANCE

FWD POWER

BUFFER

DETECTOR

DETECTOR

CP12

CP13

CP14

CP15

CP17

J6

J5

Q7

Q6

Q5

DATA

ANTENNA

L6, D12, D13, , IC 16, IC17

IC8

AH-3 BLOCK DIAGRAM

NORMAL

+ 5 V

RL1

TUNE

GATE

 CPU

C  NETWORK

L  NETWORK

Reviews: