
Service Manual
The MCU is connected with a 128Mbits NOR FLASH (for program or data storage) and a 128Mbits
SDRAM (for temporary data storage).
2.2.4 CLOCK
The 32K clock, also called real-time clock (RTC), is used for system starting, timing, sleeping and etc.
The generation of the 9.216MHz clock is controlled by the FPGA. This clock is provided to the baseband
processor.
FPGA
R
9. 216_ VCO_ON
/ VCO_UP
VCO_ DOWN
MCLK
DA
+3V_ TCXO
12 MHz_ REF
PLL
OSCINIF
RF
12 MHz
AFC
Synthesizer
12 MHz_ CLK
CPU
OSC1_IN
OSC1.IN
1V6D
32.768K
12 MHz_ CLK
9. 216M_ FPGA
SIM
SIM_ CLK
Cartesian
Loop IC
SCLK
BITCLK
SPI. SCK
MCBSP1_ CLKX
MCBSP2_ CLKX
MCBSP3_ CLKX
9.216M_CLK
CLK32_KIN
CL
K
32
K
_
SYMCLOCK
CMX_ SCLK
SPI. SCK
SCK
CLK
RF
Baseband
Processor
IO
_L02P
_1/A1
4
R
Figure 11 Diagram of CLOCK
2.2.5 Reset signal
NOR Flash
PMU
/RESET
/RST-OUT
LCD
CODEC
MCU
RESET-CODEC
/RST-OUT
Figure 12 Diagram of Reset Signal
14
Summary of Contents for PT580
Page 1: ......
Page 50: ...Service Manual Exploded View 48...
Page 51: ...Service Manual 49...
Page 54: ...Service Manual Packing Guide 52...
Page 55: ...PT580 F5 PCB View Main Board Top Layer 53 PCB View...
Page 56: ...PT580 F5 PCB View Main Board Bottom Layer 54...
Page 57: ...PT580 F5 PCB View MMI Board Top Layer 55...
Page 58: ...PT580 F5 PCB View MMI Board Bottom Layer 56...
Page 104: ...1616300000100...