14
Typical SDRAM Configurations:
The memory interface controls access to both external SDRAM or EDO memories, which can be
the sole unified external read/write memory acting as program and data memory as well as
various decoding and display buffers. At high clock speeds, the Vibratto memory bus interface
has sufficient bandwidth to support the decoding and displaying of CCIR601 resolution images at
full frame rate.
7 FLASH M
EMORY
The decoder board supports AMD class Flash memories. Currently 4 configurations are
supported:
FLASH_512K_8b
FLASH_1024K_8b
FLASH_512Kx2_8b
FLASH_512Kx2_16b
The Vibratto permits both 8- and 16-bit common memory I/O accesses with a removable storage
card via the host interface.
8 S
ERIAL
EEPROM M
EMORY
An I2C serial EEPROM is used to store user configuration (i.e. language preferences,
speaker setup, etc.) and software configuration.. Industry standard EEPROM range in size from
1kbit to 256kbit and share the same IC footprint and pinout. The default device is 2kbit, 256kx 8,
SOIC8 SGS Thomson ST24C02M1 or equivalent.
Summary of Contents for HTDK170EUK
Page 4: ...4 2 SYSTEM BLOCK DIAGRAM and ES6008 18 PIN DESCRIPTION 2 1 ES6008 18 PIN DESCRIPTION ...
Page 5: ...5 ...
Page 6: ...6 ...
Page 7: ...7 ...
Page 8: ...8 ...
Page 9: ...9 ...
Page 22: ......
Page 23: ......
Page 24: ......
Page 25: ......
Page 26: ......
Page 27: ......
Page 28: ......
Page 29: ......
Page 30: ......
Page 31: ......
Page 32: ......
Page 33: ......
Page 34: ......
Page 43: ......
Page 44: ......
Page 45: ......
Page 46: ......
Page 47: ......
Page 48: ......
Page 49: ......
Page 50: ......
Page 51: ......
Page 52: ......
Page 53: ...THE UPDATED PARTS LIST FOR THIS MODEL IS AVAILABLE ON ESTA ...