![Hioki RM3542-50 Instruction Manual Download Page 129](http://html1.mh-extra.com/html/hioki/rm3542-50/rm3542-50_instruction-manual_2137361129.webp)
9.5 Communication Methods
123
9
Standard Event Status Register (SESR)
The Standard Event Status Register is an 8-bit register.
If any bit in the Standard Event Status Register is set to 1 (after masking by the Standard
Event Status Enable Register), bit 5 (ESB) of the Status Byte Register is set to 1.
See:
"Standard Event Status Register (SESR) and Standard Event Status Enable Register (SESER)" (p. 124)
The Standard Event Status Register is cleared in the following situations:
• When a "
∗
CLS
" command is executed
• When an event register query (
∗
ESR?
) is executed
• When the instrument is powered on
Event Registers
Bit 7
PON
Power-On Flag
Set to 1 when the power is turned on, or upon recovery from an outage.
Bit 6
URQ
User Request
unused
Bit 5
CME
Command error (The command to the message terminator is ignored.)
This bit is set to 1 when a received command contains a syntactic or semantic er-
ror:
•
Program header error
•
Incorrect number of data parameters
•
Invalid parameter format
•
Received a command not supported by the instrument
Bit 4
EXE
Execution Error
This bit is set to 1 when a received command cannot be executed for some rea-
son.
•
The specified data value is outside of the set range
•
The specified setting data cannot be set
•
Execution is prevented by some other operation being performed
Bit 3
(unused)
DDE
Not used by this instrument
Device-Dependent Error
This bit is set to 1 when a command cannot be executed due to some reason other
than a command error, a query error or an execution error.
Bit 2
QYE
Query Error (the output queue is cleared)
This bit is set to 1 when a query error is detected by the output queue control.
•
When an attempt has been made to read an empty output queue (GP-IB only)
•
When the data overflows the output queue
•
When data in the output queue has been lost
•
When the next command is received while there is data in the output queue
Bit 1
RQC
(unused)
Request Control
Bit 0
OPC
Operation Complete
This bit is set to "1" in response to an "
∗
OPC
" command.
•
It indicates the completion of the operations of all messages up to the
∗
OPC
command.
Summary of Contents for RM3542-50
Page 1: ......
Page 2: ......
Page 6: ...Table of Contents iv...
Page 26: ...1 3 Screen Organization 20...
Page 32: ...2 3 Turning the Power On and Off 26...
Page 48: ...3 8 Confirming Faulty Measurements 42...
Page 72: ...4 14 Compensating for Thermal EMF Offset Offset Voltage Compensation OVC 66...
Page 84: ...5 7 Initializing Reset 78...
Page 94: ...6 4 Auto Exporting Measurement Values at End of Measurement Data Output Function 88...
Page 206: ...11 4 Disposing of the Instrument 200...
Page 216: ...Appendix 5 Dimensional diagram A10 Appendix 5 Dimensional diagram Unit mm...
Page 230: ...Index Index 4...
Page 231: ...HIOKI E E CORPORATION...
Page 232: ......
Page 233: ......
Page 234: ......