Gigabyte GA-686KDX, User Manual

Page: 4 / 75

GA-686KDX
4.3.2. Status Page Setup Menu / Option Page Setup Menu
.................
4-3
4.4. THE MAIN MENU .......................................................................................... 4-3
4.5. STANDARD CMOS SETUP MENU
............................................................
4-5
4.6. BIOS FEATURES SETUP ............................................................................ 4-9
4.7. CHIPSET FEATURES SETUP
..................................................................
4-13
4.8. POWER MANAGEMENT SETUP ............................................................ 4-15
4.9. PNP/PCI CONFIGURATION
.....................................................................
4-17
4.10. INTEGRATED PERIPHERALS ............................................................... 4-18
4.11. LOAD SETUP DEFAULTS
.......................................................................
4-22
4.12. USER PASSWORD .................................................................................. 4-23
4.13. IDE HDD AUTO DETECTION
.................................................................
4-24
4.14. HDD LOW LEVEL FORMAT ................................................................... 4-24
4.15. SAVE & EXIT SETUP
...............................................................................
4-25
4.16. EXIT WITHOUT SAVING ......................................................................... 4-27
5. AT TECHNICAL INFORMATION ...................................................................... 5-1
5.1. I/O BUS CONNECTOR PIN OUT ............................................................... 5-1
5.1.1. ISA SLOT PIN OUT
...........................................................................
5-1
5.1.2. PCI - BUS SLOT PIN OUT .............................................................. 5-2
5.2. I/O & MEMORY MAP
....................................................................................
5-3
5.3. TIMER & DMA CHANNELS MAP ............................................................... 5-3
5.4. INTERRUPT MAP
.........................................................................................
5-4
5.5. RTC & CMOS RAM MAP ............................................................................. 5-5
APPENDIX A: POST MESSAGE ......................................................................... A-1
APPENDIX B: POST CODES ............................................................................... B-1
APPENDIX C: BIOS DEFAULT DRIVE TABLE ................................................. C-1
APPENDIX D: PROBLEM SHEET ....................................................................... D-1
APPENDIX E: FCC DOCUMENT ......................................................................... E-1
4