Operations
6-2
C141-E057-01EN
6.1 Device Response to the Reset
This section describes how the PDIAG- and DASP- signals responds when the
power of the IDD is turned on or the IDD receives a reset or diagnostic command.
6.1.1 Response to power-on
After the master device (device 0) releases its own power-on reset state, the master
device shall check a DASP- signal for up to 450 ms to confirm presence of a slave
device (device 1). The master device recognizes presence of the slave device
when it confirms assertion of the DASP- signal. Then, the master device checks a
PDIAG- signal to see if the slave device has sucessfully completed the power-on
diagnostics.
If the master device cannot confirm assertion of the DASP- signal within 450 ms,
the master device recognizes that no slave device is connected.
After the slave device (device 1) releases its own power-on reset state, the slave
device shall report its presence and the result of power-on diagnostics to the
master device as described below:
DASP- signal: Asserted within 400 ms.
PDIAG- signal: Negated within 1 ms and asserted within 30 seconds.
Summary of Contents for MHE2043AT
Page 1: ...C141 E057 02EN MHE2064AT MHE2043AT MHF2043AT MHF2021AT DISK DRIVE PRODUCT MANUAL ...
Page 3: ...This page is intentionally left blank ...
Page 5: ...This page is intentionally left blank ...
Page 9: ...This page is intentionally left blank ...
Page 11: ...This page is intentionally left blank ...
Page 13: ...This page is intentionally left blank ...
Page 33: ...This page is intentionally left blank ...
Page 39: ...This page is intentionally left blank ...
Page 42: ...3 1 Dimensions C141 E057 01EN 3 3 Figure 3 1 Dimensions MHF series 2 2 ...
Page 52: ...3 4 Jumper Settings C141 E057 01EN 3 13 Figure 3 14 Example 2 of Cable Select ...
Page 53: ...This page is intentionally left blank ...
Page 58: ...4 3 Circuit Configuration C141 E057 01EN 4 5 Figure 4 2 Circuit Configuration 16 bit ...
Page 64: ...4 6 Read write Circuit C141 E057 01EN 4 11 Figure 4 4 Read write circuit block diagram ...
Page 75: ...This page is intentionally left blank ...
Page 171: ...Interface 5 96 C141 E057 01EN Figure 5 10 Data transfer timing ...
Page 187: ...This page is intentionally left blank ...
Page 211: ...This page is intentionally left blank ...
Page 215: ...This page is intentinally left blank ...
Page 217: ...This page is intentionally left blank ...
Page 222: ...This page is intentinally left blank ...
Page 225: ......