
589
CHAPTER 23 512K / 1024K BIT FLASH MEMORY
23.2
512K / 1024K Bit Flash Memory Sector Configuration
Figure 23.2-1 and Figure 23.2-2 and shows the sector configuration in the 512K bit flash
memory. The address indicated in Figure 23.2-1 and Figure 23.2-2 is classified into the
upper address and lower address of each sector.
■
Sector Configuration
When accessing the 512Kbit flash memory from the CPU, four sector addresses, SA0 to SA3, are allocated
in the FF bank register.
Figure 23.2-1 512K Bit Flash Memory Sector Configuration
When accessing the 1024Kbit flash memory from the CPU, five sector addresses, SA0 to SA4, are
allocated in the FE and FF bank register.
Figure 23.2-2 1024K Bit Flash Memory Sector Configuration
*: Writer address
The writer address is equivalent to the CPU address when writing the data to the flash memory using the
parallel writer. If the write/delete operation is executed using the general-purpose writer, the write/delete
operation is executed using this address.
S
A
3
(16 K
b
yte
s
)
S
A2 (
8
K
b
yte
s
)
S
A1 (
8
K
b
yte
s
)
S
A0 (
3
2 K
b
yte
s
)
Fl
as
h memory
CPU
a
ddre
ss
*Writer
a
ddre
ss
FFFFFF
H
7FFFF
H
FFC000
H
FFBFFF
H
FFA000
H
FF9FFF
H
FF
8
000
H
FF7FFF
H
FF0000
H
7C000
H
7BFFF
H
7A000
H
79FFF
H
7
8
000
H
77FFF
H
70000
H
S
A4 (16 K
b
yte
s
)
S
A
3
(
8
K
b
yte
s
)
S
A2 (
8
K
b
yte
s
)
S
A1 (
3
2 K
b
yte
s
)
Fl
as
h memory
CPU
a
ddre
ss
*Writer
a
ddre
ss
FFFFFF
H
7FFFF
H
FFC000
H
FFBFFF
H
FFA000
H
FF9FFF
H
FF
8
000
H
FF7FFF
H
FF0000
H
7C000
H
7BFFF
H
7A000
H
79FFF
H
7
8
000
H
77FFF
H
70000
H
S
A0 (64 K
b
yte
s
)
FEFFFF
H
FE0000
H
6FFFF
H
60000
H
Summary of Contents for MB90460 Series
Page 1: ...The following document contains information on Cypress products ...
Page 3: ......
Page 5: ......
Page 9: ...iv ...
Page 41: ...22 CHAPTER 1 OVERVIEW ...
Page 45: ...26 CHAPTER 2 NOTES ON HANDLING DEVICES ...
Page 83: ...64 CHAPTER 3 CPU ...
Page 95: ...76 CHAPTER 4 RESET ...
Page 107: ...88 CHAPTER 5 CLOCK ...
Page 131: ...112 CHAPTER 6 LOW POWER CONSUMPTION MODE ...
Page 175: ...156 CHAPTER 7 INTERRUPT ...
Page 181: ...162 CHAPTER 8 MODE SETTING ...
Page 223: ...204 CHAPTER 9 I O PORT ...
Page 237: ...218 CHAPTER 10 TIME BASE TIMER ...
Page 247: ...228 CHAPTER 11 WATCHDOG TIMER ...
Page 275: ...256 CHAPTER 12 16 BIT RELOAD TIMER ...
Page 373: ...354 CHAPTER 14 MULTI FUNCTIONAL TIMER ...
Page 485: ...466 CHAPTER 16 PWC Timer ...
Page 531: ...512 CHAPTER 17 UART ...
Page 559: ...540 CHAPTER 19 DELAYED INTERRUPT GENERATOR MODULE ...
Page 589: ...570 CHAPTER 20 8 10 BIT A D CONVERTER ...
Page 601: ...582 CHAPTER 21 ROM CORRECTION FUNCTION ...
Page 633: ...614 CHAPTER 23 512K 1024K BIT FLASH MEMORY ...
Page 645: ...626 CHAPTER 24 EXAMPLE OF F2 MC 16LX MB90F462 F462A F463A CONNECTION FOR SERIAL WRITING ...
Page 715: ...696 APPENDIX ...
Page 716: ...697 INDEX INDEX The index follows on the next page This is listed in alphabetic order ...
Page 739: ......