
497
CHAPTER 17 UART
17.6.3
Baud Rates Determined Using the External Clock
This section describes the settings used when the external clock is selected as the
UART transfer clock. It also shows the baud rate calculation formulas.
■
Baud Rates determined using the External Clock
The following three settings are required to select the baud rate determined by using the external clock:
•
Write 111
B
to the CS2 to CS0 bits of the mode control register (SMR0/SMR1) to select the baud rate
determined by using the external clock input.
•
Set the P42/SCK0 and P62/SCK1 pins as input ports (DDR4: bit2 = 0 and DDR6: bit2 = 0).
•
Write "0" to the SCKE bit of the mode control register (SMR0/SMR1) to set the pin as an external clock
input pin.
As shown in Figure 17.6-3, a baud rate is selected using the external clock input from the SCK1 pin. To
change the baud rate, the external input clock cycle must be changed because the internal division ratio is
fixed.
Figure 17.6-3 Baud Rate Selection Circuit for the External Clock
●
Baud rate calculation formulas
Asynchronous baud rate = f/16
Synchronous baud rate = f
f: External clock frequency (up to 2 MHz)
1/1 (synchronous)
1/16 (asynchronous)
SMR0/SMR1 : CS2 to CS0 = 111
B
(Selects the external clock)
Baud rate
SMR0/SMR1 : MD1
(Synchronous or asynchronous clock selection)
Clock selector
P42/SCK0
P62/SCK1
Pin
SCKI
Summary of Contents for MB90460 Series
Page 1: ...The following document contains information on Cypress products ...
Page 3: ......
Page 5: ......
Page 9: ...iv ...
Page 41: ...22 CHAPTER 1 OVERVIEW ...
Page 45: ...26 CHAPTER 2 NOTES ON HANDLING DEVICES ...
Page 83: ...64 CHAPTER 3 CPU ...
Page 95: ...76 CHAPTER 4 RESET ...
Page 107: ...88 CHAPTER 5 CLOCK ...
Page 131: ...112 CHAPTER 6 LOW POWER CONSUMPTION MODE ...
Page 175: ...156 CHAPTER 7 INTERRUPT ...
Page 181: ...162 CHAPTER 8 MODE SETTING ...
Page 223: ...204 CHAPTER 9 I O PORT ...
Page 237: ...218 CHAPTER 10 TIME BASE TIMER ...
Page 247: ...228 CHAPTER 11 WATCHDOG TIMER ...
Page 275: ...256 CHAPTER 12 16 BIT RELOAD TIMER ...
Page 373: ...354 CHAPTER 14 MULTI FUNCTIONAL TIMER ...
Page 485: ...466 CHAPTER 16 PWC Timer ...
Page 531: ...512 CHAPTER 17 UART ...
Page 559: ...540 CHAPTER 19 DELAYED INTERRUPT GENERATOR MODULE ...
Page 589: ...570 CHAPTER 20 8 10 BIT A D CONVERTER ...
Page 601: ...582 CHAPTER 21 ROM CORRECTION FUNCTION ...
Page 633: ...614 CHAPTER 23 512K 1024K BIT FLASH MEMORY ...
Page 645: ...626 CHAPTER 24 EXAMPLE OF F2 MC 16LX MB90F462 F462A F463A CONNECTION FOR SERIAL WRITING ...
Page 715: ...696 APPENDIX ...
Page 716: ...697 INDEX INDEX The index follows on the next page This is listed in alphabetic order ...
Page 739: ......