Preface
MPC5565 Microcontroller Reference Manual, Rev. 1.0
Freescale Semiconductor
21-7
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
0x0000
CODE
SRR
IDE
RT
R
LENGTH
TIME STAMP
0x0004
ID (Standard or Extended)
ID (Extended)
0x0008
Data byte 0
Data byte 1
Data byte 2
Data byte 3
0x000C
Data byte 4
Data byte 5
Data byte 6
Data byte 7
Figure 21-2. Message Buffer Structure
Table 21-4. Message Buffer Field Descriptions
Name
Description
CODE
Message buffer code. This 4-bit field can be accessed (read or write) by the CPU and by the
FlexCAN2 module itself, as part of the message buffer matching and arbitration process. The
encoding is shown in
and
. Refer to
Section 21.4, “Functional Description
,” for
additional information.
SRR
Substitute remote request. Fixed recessive bit, used only in extended format. It must be set to ‘1’
by the user for transmission (TX Buffers) and will be stored with the value received on the CAN bus
for RX receiving buffers. It can be received as either recessive or dominant. If FlexCAN2 receives
this bit as dominant, then it is interpreted as arbitration loss.
0 Dominant is not a valid value for transmission in extended format frames
1 Recessive value is compulsory for transmission in extended format frames
IDE
ID extended bit. This bit identifies whether the frame format is standard or extended.
0 Frame format is standard
1 Frame format is extended
RTR
Remote transmission request. This bit is used for requesting transmissions of a data frame. If
FlexCAN2 transmits this bit as ‘1’ (recessive) and receives it as ‘0’ (dominant), it is interpreted as
arbitration loss. If this bit is transmitted as ‘0’ (dominant), then if it is received as ‘1’ (recessive), the
FlexCAN2 module treats it as bit error. If the value received matches the value transmitted, it is
considered as a successful bit transmission.
0 Indicates the current MB has a data frame to be transmitted
1 Indicates the current MB has a remote frame to be transmitted
LENGTH
Length of data in bytes. This 4-bit field is the length (in bytes) of the RX or TX data, which is located
in offset 0x8 through 0xF of the MB space (refer to
). In reception, this field is written by
the FlexCAN2 module, copied from the DLC (data length code) field of the received frame. In
transmission, this field is written by the CPU and corresponds to the DLC field value of the frame
to be transmitted. When RTR = 1, the Frame to be transmitted is a remote frame and does not
include the data field, regardless of the length field.
TIME STAMP
Free-running counter time stamp. This 16-bit field is a copy of the free-running timer, captured for
Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.
ID
Frame identifier.
Standard frame format, only the 11 most significant bits (3 to 13) are used for frame identification
in both receive and transmit cases. The 18 least significant bits (14 to 31) are ignored.
Extended frame format, all bits are used for frame identification in both receive and transmit cases.
DATA
Data field. Up to eight bytes can be used for a data frame. For RX frames, the data is stored as it
is received from the CAN bus. For TX frames, the CPU prepares the data field to be transmitted
within the frame.
Summary of Contents for MPC5565
Page 18: ...MPC5565 Microcontroller Reference Manual Devices Supported MPC5565 MPC5565 RM Rev 1 0 09 2007...
Page 34: ...MPC5565 Reference Manual Rev 1 0 Freescale Semiconductor 15...
Page 35: ...MPC5565 Reference Manual Rev 1 0 16 Freescale Semiconductor...
Page 553: ...Flash Memory MPC5565 Microcontroller Reference Manual Rev 1 0 13 38 Freescale Semiconductor...
Page 559: ...SRAM MPC5565 Microcontroller Reference Manual Rev 1 0 14 6 Freescale Semiconductor...
Page 973: ...Preface MPC5565 Microcontroller Reference Manual Rev 1 0 21 36 Freescale Semiconductor...
Page 1153: ...Calibration MPC5565 Microcontroller Reference Manual Rev 1 0 B 8 Freescale Semiconductor...