
Support Information
M9328MX21ADSE User’s Manual, Rev. A
Freescale Semiconductor
3-9
30
SSI3_TXD
SYCHRONOUS SERIAL INTERFACE TRANSMITTED DATA — Serial output signal
31
SSI3_RXD
SYCHRONOUS SERIAL INTERFACE RECEIVED DATA — Serial input signal
32
SSI3_FS
SYCHRONOUS SERIAL INTERFACE FRAME SYNC
33
SSI2_CLK
SYCHRONOUS SERIAL INTERFACE TRANSMITTER CLOCK — Bidirectional, output in
master mode and input in slave mode
34
SSI2_TXD
SYCHRONOUS SERIAL INTERFACE TRANSMITTED DATA — Serial output signal
35
SSI2_RXD
SYCHRONOUS SERIAL INTERFACE RECEIVED DATA — Serial input signal
36
SSI2_FS
SYCHRONOUS SERIAL INTERFACE FRAME SYNC
37
SSI1_CLK
SYCHRONOUS SERIAL INTERFACE TRANSMITTER CLOCK — Bidirectional, output in
master mode and input in slave mode
38
SSI1_TXD
SYCHRONOUS SERIAL INTERFACE TRANSMITTED DATA — Serial output signal
39
SSI1_RXD
SYCHRONOUS SERIAL INTERFACE RECEIVED DATA — Serial input signal
40
SSI1_FS
SYCHRONOUS SERIAL INTERFACE FRAME SYNC
41
SAP_CLK
SYCHRONOUS AUDIO PORT CLOCK — Serial transmit clock, bidirectional, output in
master mode, input in slave mode
42
SAP_RXD
SYCHRONOUS AUDIO PORT RECEIVED DATA — Serial data input
43
SAP_FS
SYCHRONOUS AUDIO PORT FRAME SYNC — Bidirectional, output in master mode,
input in slave mode
44
SAP_TXD
SYCHRONOUS AUDIO PORT TRANMITTED DATA — Serial data output
45
CSPI1_MOSI
MASTER OUT / SLAVE IN — CSPI data signal (bidirectional)
46
CSPI1_MISO
MASTER IN / SLAVE OUT — CSPI data signal (bidirectional)
47
CSPI1_SCLK
SERIAL CLOCK — Bidirectional
48
CSPI1_SS0
SLAVE SELECT 0 — CSPI signal (bidirectional)
49
CSPI1_SS1
SLAVE SELECT 1 — CSPI signal (bidirectional)
50
CSPI1_SS2
SLAVE SELECT 2 — CSPI signal (bidirectional)
51
CSPI1_RDY
READY — CSPI serial burst trigger, active low input
53
CSPI2_MOSI
MASTER OUT / SLAVE IN — CSPI data signal (bidirectional)
54
CSPI2_MISO
MASTER IN / SLAVE OUT — CSPI data signal (bidirectional)
55
CSPI2_SCLK
SERIAL CLOCK — Bidirectional
56
CSPI2_SS0
SLAVE SELECT 0 — CSPI signal (bidirectional)
57
CSPI2_SS1
SLAVE SELECT 1 — CSPI signal (bidirectional)
58
CSPI2_SS2
SLAVE SELECT 2 — CSPI signal (bidirectional)
59, 60
P5V
Swi5 VDC power
Table 3-2. CPU to Base Board PX2/PY2 Connector Signals (continued)
Pin(s)
Signal
Description