![FCI ST100 series Operation Manual Download Page 38](http://html1.mh-extra.com/html/fci/st100-series/st100-series_operation-manual_3729996038.webp)
ST100 Series HART
34
Fluid Components International LLC
BIT
MEANING
CLASS
DEVICE STATUS BITS SET
0
FE Component Error – ARM7 Data Abort Fault
Hardware
4
1
FE Component Error ARM7 FIQ Fault
Hardware
4
2
FE Component Error – ARM Spurious INT
Fault
Hardware
4
3
STACK in Self Check Mode No Process Data
Available
4
Reserved
5
Reserved
6
Reserved
7
Reserved
Status Byte 5
“Not used” bits are always set to 0. The bits may be set as errors are detected. But these errors are not reported from “continuous back-
ground self-testing”, but rather through “observation” of various conditions during normal operation. That is, no actual “self testing” is being
“continuously” performed. But as errors are detected during normal operation, these will be reported.