Appendix
- 44 -
CPC-1817CLD5NA
Appendix
Watchdog Programming Guide
The board provides a programmable watchdog timer (WDT) up to 255 levels and
timed by minute or second. Watchdog timeout event can be programmed to reset
system or generate maskable interrupts.
The available IRQ numbers for this board are: 3, 4, 5, 7, 9, 10 and 11.
The following describes WDT program in C language. The steps to program WDT are
listed as follows:
Enter WDT programming mode;
Set WDT operating mode, enable WDT/disable WDT.
(1)
Enter WDT Programming Mode
/*
Description: the function, PreInitWDT, is used to initialize the registers relevant
to WDT; please invoke the function before configuring and using WDT.
Input:
none
Output:
none
Note: the function will modify the value of the variable pm_base, which will be
quoted by the function SetWDT.
*/
#define INDEX_PORT
0x4E
#define DATA_PORT 0x4F
unsigned int
tmp_reg;
unsigned int pm_base;
VOID PreInitWDT()
{
outportb(INDEX_PORT, 0x55);
outportb(INDEX_PORT, 0x07);
Summary of Contents for CPC-1817CLD5NA
Page 1: ...CPC 1817CLD5NA 6U Compact PCI 6U Compact PCI Board Compliant with Navy Standard Version C01...
Page 2: ...EVOC 2011 http www evoc com support evoc com support evoc cn 4008809666...
Page 3: ...1 2 3 10 4 5 6 7 8 9 30...
Page 4: ...1 1 2 2 2 3 3 3 4 4 4 4 Watchdog 4 4 I O 4 6 6 7 8 9 CPCI 11 USB 12 SATA 12 13...
Page 47: ...42 CPC 1817CLD5NA...
Page 51: ...46 CPC 1817CLD5NA CMOS 1 BIOS CMOS 2 U USB2 0 USB1 1 3 U USB USB FULLSPEED HISPEED 4...
Page 53: ......