2.8
PCI Express and CCIX systems
The N1 SDP provides PCI Express Gen 4, and
Cache-Coherent Interconnect for Accelerators
(CCIX)
expansion.
This section contains the following subsections:
•
2.8.1 Overview of PCIe and CCIX systems
•
2.8.2 PCI Express and CCIX expansion slots
•
•
•
2.8.1
Overview of PCIe and CCIX systems
The N1 SoC provides two PCI Express Gen 4, 16Gbps, independent interfaces. One of the interfaces
supports
Cache-Coherent Interconnect for Accelerators
(CCIX) technology. The N1 SoC and N1 board
provide the
Chip to Chip
(C2C) sideband signals necessary for CCIX expansion. The CCIX interface
also functions as a standard PCIe Gen 4 interface.
One Gen 4 root complex on the N1 SoC connects directly to a Gen 3 switch. Downstream of the switch
provides access to three PCIe slots, a four-port USB 3.0 Host Controller, a two-port SATA controller, and
one Gigabit Ethernet port.
The other Gen 4 root complex on the N1 SoC provides access through one ×16 CCIX slot which also
functions as a standard PCIe Gen 4 interface. The C2C port provides the CCIX sideband signals.
The following figure shows the N1 SDP.
2 Hardware description
2.8 PCI Express and CCIX systems
101489_0000_02_en
Copyright © 2019, 2020 Arm Limited or its affiliates. All rights
reserved.
2-45
Non-Confidential - Beta
