background image

Installation and Configuration

S5U13L01P00C100 Evaluation Board

Seiko Epson Corporation

7

Rev. 1.3

Chapter 3  Installation and Configuration

The S5U13L01P00C100 evaluation board incorporates a DIP switch, jumpers, and 0 ohm resistors which allow it 
to be used with a variety of different configurations.

3.1  CNF[2:0] Configuration

The S1D13L01 has 3 configuration inputs CNF[2:0], which are used to configure the S1D13L01 host interface type 
through DIP switch SW1. Depending on the CNF[2:0] setting, some host interface pins will not be used. Those pins 
should be terminated by SW2 and SW3.

Note

1. For SW2~3, the setting must be Off if there is no suggestion in table.
2. For JP105~109, the setting must be 1-2 if there is no suggestion in table.
3. Low means internal pull-down for address bus active.
4. The SPI interface is not available when the S5U13L01P00C100 evaluation board is used with the 
S5U13U00P00C100 USB adapter board.

Table 3-1: Host Interface Pin Mapping

S1D13L01 

Pin Name

Direct 16-bit

Mode 1

Direct 16-bit

Mode 2

Indirect 16-bit

Mode 1

Indirect 16-bit

Mode 2

Direct 8-bit

Indirect 8-bit

SPI

CNF[2:0]

000

001

010

011

100

101

111

CS#

CS#

CS#

CS#

CS#

CS#

CS#

CS#

WR#

WR#

RDU#

WR#

RDU#

WR#

WR#

SCK

RD#

RD#

RDL#

RD#

RDL#

RD#

RD#

SW2-3=On

UB#

UB#

WRU#

UB#

WRU#

SW2-1=On

SW2-1=On

SW2-1=On

LB#

LB#

WRL#

LB#

WRL#

SW2-2=On

SW2-2=On

SW2-2=On

AB0

TE (JP108 2-3) TE (JP108 2-3) TE (JP108 2-3) TE (JP108 2-3)

AB0

TE (JP108 2-3)

TE (JP108 2-3)

AB1

AB1

AB1

P/C#

P/C#

AB1

P/C#

Low

AB[18:2]

AB[18:2]

AB[18:2]

Low

Low

AB[18:2]

Low

Low

DB0

DB0

DB0

DB0

DB0

DB0

DB0

SI

DB1

DB1

DB1

DB1

DB1

DB1

DB1

SO

DB[7:2]

DB[7:2]

DB[7:2]

DB[7:2]

DB[7:2]

DB[7:2]

DB[7:2]

SW2-5~10=On

DB8

DB8

DB8

DB8

DB8

TE (JP108 3-4)

SW3-1=On

SW3-1=On

DB[15:9]

DB[15:9]

DB[15:9]

DB[15:9]

DB[15:9]

SW3-2~8=On

SW3-2~8=On

SW3-2~8=On

Summary of Contents for S5U13L01P00C100

Page 1: ...Rev 1 3 S1D13L01 Display Controller S5U13L01P00C100 Evaluation Board User Manual Document Number XA9A G 001 01 3 ...

Page 2: ... to export and or to otherwise dispose of the products and any technical information furnished if any for the devel opment and or manufacture of weapon of mass destruction or for other military purposes All brands or product names mentioned herein are trademarks and or registered trademarks of their respective companies SEIKO EPSON CORPORATION 2014 2018 All rights reserved Evaluation Board Kit and...

Page 3: ... 11 3 5 2 3 3V 11 3 5 3 Backlight Power Supply for LCD Panel 11 3 6 LED Status Indicators 13 Chapter 4 Connectors 14 4 1 CN1 CN2 CN5 Panel Interface Connector 14 4 2 CN3 CN4 Host Bus Interface Connector 14 4 3 P1 P2 Connecting to the Epson S5U13U00P00C100 USB Adapter Board 16 Chapter 5 Technical Description 18 5 1 Current Measurement 18 5 2 Oscillator Support for CLKI input 18 5 3 Hardware Reset 1...

Page 4: ...4 Seiko Epson Corporation S5U13L01P00C100 Evaluation Board Rev 1 3 ...

Page 5: ...uter via USB 2 0 The S5U13L01P00C100 evaluation board can be used with many native platforms via the host connector which provides the appropriate signals to support a variety of CPUs However if you do not use the S5U13U00P00C100 USB Adapter board there is prepare the land for the other host interface Please use the land to host interface This document is updated as appropriate Please check for th...

Page 6: ...luation board is used with the S5U13U00P00C100 USB adapter board Headers for connection to various host interface Note These headers are not mounted There is only land Headers for connection to various LCD panels On board 24MHz crystal EPSON SG 210 On board voltage regulator with 1 5V output for CORE PLLVDD On board voltage regulator with adjustable 1 5 3 8V output for IOVDD On board voltage regul...

Page 7: ...ll down for address bus active 4 The SPI interface is not available when the S5U13L01P00C100 evaluation board is used with the S5U13U00P00C100 USB adapter board Table 3 1 Host Interface Pin Mapping S1D13L01 Pin Name Direct 16 bit Mode 1 Direct 16 bit Mode 2 Indirect 16 bit Mode 1 Indirect 16 bit Mode 2 Direct 8 bit Indirect 8 bit SPI CNF 2 0 000 001 010 011 100 101 111 CS CS CS CS CS CS CS CS WR W...

Page 8: ...F2 is Pull Up 1 CNF2 is Pull Down 0 4 not used not used SW2 1 UB is Pull Up UB is not tied Host interface pin termination when not used pin See Table 3 1 Host Interface Pin Mapping 2 LB is Pull Up LB is not tied 3 RD is Pull Up RD is not tied 4 not used not used 5 DB2 is Pull Down DB2 is not tied 6 DB3 is Pull Down DB3 is not tied 7 DB4 is Pull Down DB4 is not tied 8 DB5 is Pull Down DB5 is not ti...

Page 9: ...rrent measurement JP102 should be removed Table 3 5 5 Pin Jumper Settings Table 3 3 2 Pin Jumper Settings Jumper Position 1 2 No Jumper Open JP101 Connect COREVDD Power Supply Connect a current meter for power measurement JP102 NOTE Connect IOVDD Power Supply to S5U13U00P00C100 No IOVDD Power Supply to S5U13U00P00C100 JP104 Connect PLLVDD Power Supply Connect a current meter for power measurement ...

Page 10: ...n Switch and Jumper Locations Red Jumper Position Function JP503 Position 1 2 No Jumper In connect case TPS61161A is Enable Position 3 4 No Jumper In connect case Vout 20mA Position 5 6 No Jumper In connect case Vout 40mA add connect Position 3 4 Position 7 8 No Jumper In connect case Vout 60mA add connect Position3 4 and Position5 6 suggested settings ...

Page 11: ... should be set to position 1 2 These power supplies are adjustable See Table 3 7 S5U13L01P00C100 Power Mapping for detail Note Connector CN4 is only land 3 5 2 3 3V The S5U13L01P00C100 evaluation board is designed to generate 3 3V for on board OSC from 5V via the S5U13U00P00C100 USB adapter board or connector CN4 5V must be supplied from the S5U13U00P00C100 or CN4 The 3 3V power supply is fixed ou...

Page 12: ...3 2 Voltage Adjustment Locations Red Table 3 7 S5U13L01P00C100 Power Mapping Name Purpose Adj Range COREVDD S1D13L01 COREVDD 1 5V Fixed 1 5V PLLVDD S1D13L01 PLLVDD 1 5V Fixed IOVDD S1D13L01 IOVDD 1 8 3 3V Typical VR1 1 5 3 8V 3 3V SG 210 VDD 3 3V Fixed 3 3V LED Backlight for panel 38V 60mA max JP503 12 38V ...

Page 13: ...ch provide a quick visual status of the following conditions as described in Table 3 8 LED Status Indicators Note Connector CN4 is only land Figure 3 3 LED Locations Red Table 3 8 LED Status Indicators LED Color Signal Comment HB RED HEARTBEAT HEARTBEAT from the S5U13U00P00C100 ENUM RED ENUMARETED ENUMARETED from the S5U13U00P00C100 POWER RED 5V 5 0V is present from the S5U13U00P00C100 or CN4 ...

Page 14: ...out of connectors CN1 CN2 and CN5 see Section Chapter 7 Schematic Diagrams on page 23 Note Connector CN1 and CN2 are only land 4 2 CN3 CN4 Host Bus Interface Connector All S1D13L01 host interface pins are available on connectors CN3 and CN4 This allows the S5U13L01P00C100 evaluation board to be connected to a variety of development platforms For S1D13L01 host interface pin mapping see Table 3 1 Ho...

Page 15: ...Connectors S5U13L01P00C100 Evaluation Board Seiko Epson Corporation 15 Rev 1 3 Figure 4 1 Host and Panel Bus Connector Location CN1 CN2 CN3 CN4 CN5 ...

Page 16: ...is used with the S5U13U00P00C100 USB adapter board The S5U13U00P00C100 USB adapter board supplies the 5V power required by the S5U13L01P00C100 evaluation board The S5U13L01P00C100 evaluation board then supplies the IOVDD for the S5U13U00P00C100 USB adapter board Therefore both JP102 on the S5U13L01P00C100 evaluation board and JP1 on the S5U13U00P00C100 USB adapter board should be set to position 1...

Page 17: ...in headers 20 x 2 located on the underside of the board Figure 4 2 USB Adapter Connector Locations P1 P2 For the pinout of connectors P1 and P2 see Section Chapter 7 Schematic Diagrams on page 23 Note A windows driver must be installed on the PC when the S5U13L01P00C100 is used with the S5U13U00P00C100 USB Adapter Board The S1D13xxxUSB driver is available at vdc epson com ...

Page 18: ...ve the corresponding jumper shunt and place an ammeter on the jumper terminals to measure the current draw Use the lowest possible range for the measurement to minimize loading from the ammeter For IOVDD current measurement shunts for JP102 should be removed and an ammeter connected across JP102 JP1 on S5U13U00P00C100 must be set to position 2 3 Note Attaching an ammeter while doing other tests ca...

Page 19: ...Board Seiko Epson Corporation 19 Rev 1 3 5 3 Hardware Reset The S5U13L01P00C100 evaluation board has an on board reset IC which drives the RESET input pin on the S1D13L01 This occurs when push button SW4 is pressed Figure 5 1 Reset Switch SW4 Location ...

Page 20: ...01 01DCKR SUPPLY VOLTAGE SUPERVISORS Vref 1 14V Delay 200ms TI TPS3801 01DCKR 6 1 U8 TPS61161ADRVT White LED Driver with Digital and PWM Brightness Control TI TPS61161ADRVT 7 1 C123 GRM155B11H 102KA01D cap 1000p 1005 MURATA 8 3 C404 C409 C414 GRM155B11E103KA0 1D cap 10n 1005 MURATA 9 12 C102 C104 C106 C108 C110 C112 C114 C116 C118 C120 C501 C507 GRM155B11E103KA0 1D cap 0 01u 1005 MURATA 10 20 C101...

Page 21: ...1 R102 R103 R350 R351 R352 R353 R354 R355 R356 R357 R358 R359 R360 R361 R362 R363 R364 R365 R366 ERJ 1GEJ102C res 1k 0603 Panasonic 19 1 R401 RK73B1JTTD 223J res 22k 1608 KOA 20 4 R104 R105 R106 R400 RK73B1JTTD 473J res 47k 1608 KOA 21 1 R502 MCR006YZPF33R0 res 33 1 0603 ROHM 22 1 R506 RK73H1JTTD 5621F res 5 62k 1 1608 KOA 23 1 R507 RK73H1JTTD 4532F res 45 3k 1 1608 KOA 24 1 R313 NM res NM 0603 no...

Page 22: ...6 JP107 JP108 JP109 2 54mm 3 pos Jumper SULLINS 38 1 JP503 67997 108HLF 2 54mm 4x2 pos Jumper FCI 39 2 P1 P2 151240 8422 RB Pin Header 2mm 40pin SMD 3M 40 1 SW1 CHS 04A Slide Switch 4bit COPAL 41 1 SW2 CHS 10A Slide Switch 8bit COPAL 42 1 SW3 CHS 08A Slide Switch 10bit COPAL 43 1 SW4 SKRKAEE010 SMD Tactile Switches 3 9x2 9x2 0mm ALPS 44 3 TH1 TH2 TH3 0 9mm dia Through Hole 0 9mm dia 45 4 TP1 TP2 T...

Page 23: ...Schematic Diagrams S5U13L01P00C100 Evaluation Board Seiko Epson Corporation 23 Rev 1 3 Chapter 7 Schematic Diagrams Figure 7 1 S5U13L01P00C100 Schematics 1 of 5 ...

Page 24: ...Schematic Diagrams 24 Seiko Epson Corporation S5U13L01P00C100 Evaluation Board Rev 1 3 Figure 7 2 S5U13L01P00C100 Schematics 2 of 5 ...

Page 25: ...Schematic Diagrams S5U13L01P00C100 Evaluation Board Seiko Epson Corporation 25 Rev 1 3 Figure 7 3 S5U13L01P00C100 Schematics 3 of 5 ...

Page 26: ...Schematic Diagrams 26 Seiko Epson Corporation S5U13L01P00C100 Evaluation Board Rev 1 3 Figure 7 4 S5U13L01P00C100 Schematics 4 of 5 ...

Page 27: ...Schematic Diagrams S5U13L01P00C100 Evaluation Board Seiko Epson Corporation 27 Rev 1 3 Figure 7 5 S5U13L01P00C100 Schematics 5 of 5 ...

Page 28: ...Board Layout 28 Seiko Epson Corporation S5U13L01P00C100 Evaluation Board Rev 1 3 Chapter 8 Board Layout Figure 8 1 S5U13L01P00C100 Board Layout Top View ...

Page 29: ...Board Layout S5U13L01P00C100 Evaluation Board Seiko Epson Corporation 29 Rev 1 3 Figure 8 2 S5U13L01P00C100 Board Layout Bottom View ...

Page 30: ...valuation Board Rev 1 3 Chapter 9 Change Record XA9A G 001 Rev 1 3 issued April 09 2018 Updated address contact page Updated Epson web page and email address Minor formatting changes XA9A G 001 Rev 1 2 issued December 5 2014 Corrected cropped board schematics ...

Page 31: ... Support For more information on Epson Display Controllers visit the Epson Global website https global epson com products_and_drivers semicon products display_controllers For Sales and Technical Support contact the Epson representative for your region https global epson com products_and_drivers semicon information support html ...

Reviews: