9: Debugging Your System
ARM720T CORE CPU MANUAL
EPSON
9-21
9.13.3
IDCODE (b1110)
The IDCODE instruction connects the device identification code register (or ID register)
between DBGTDI and DBGTDO. The ID register is a 32-bit register that enables the
manufacturer, part number, and version of a component to be read through the TAP. See
ARM720T processor device identification (ID) code register
on page 9-22 for the details of the
ID register format.
When the IDCODE instruction is loaded into the instruction register, all the scan cells are
placed in their normal (system) mode of operation:
•
In the CAPTURE-DR state, the device identification code is captured by the ID
register.
•
In the SHIFT-DR state, the previously captured device identification code is shifted
out of the ID register through the DBGTDO pin, while data is shifted into the ID
register through the DBGTDI pin.
•
In the UPDATE-DR state, the ID register is unaffected.
9.13.4
BYPASS (b1111)
The BYPASS instruction connects a 1-bit shift register (the bypass register) between DBGTDI
and DBGTDO.
When the BYPASS instruction is loaded into the instruction register, all the scan cells assume
their normal (system) mode of operation. The BYPASS instruction has no effect on the system
pins:
•
In the CAPTURE-DR state, a logic 0 is captured the bypass register.
•
In the SHIFT-DR state, test data is shifted into the bypass register through
DBGTDI and shifted out on DBGTDO after a delay of one HCLK cycle. The first bit
to shift out is a zero.
•
The bypass register is not affected in the UPDATE-DR state.
All unused instruction codes default to the BYPASS instruction.
9.13.5
RESTART (b0100)
The RESTART instruction restarts the processor on exit from debug state. The RESTART
instruction connects the bypass register between DBGTDI and DBGTDO. The TAP controller
behaves as if the BYPASS instruction had been loaded.
The processor exits debug state when the RUN-TEST/IDLE state is entered.
For more information, see
Summary of Contents for ARM720T Core cpu
Page 4: ......
Page 12: ...CONTENTS viii EPSON ARM DDI 0229B THIS PAGE IS BLANK ...
Page 13: ...Preface ...
Page 14: ......
Page 18: ...Preface xiv EPSON ARM720T CORE CPU MANUAL THIS PAGE IS BLANK ...
Page 19: ...1 Introduction ...
Page 20: ......
Page 39: ...2 Programmer s Model ...
Page 40: ......
Page 58: ...2 Programmer s Model 2 18 EPSON ARM720T CORE CPU MANUAL THIS PAGE IS BLANK ...
Page 59: ...3 Configuration ...
Page 60: ......
Page 70: ...3 Configuration 3 10 EPSON ARM720T CORE CPU MANUAL THIS PAGE IS BLANK ...
Page 71: ...4 Instruction and Data Cache ...
Page 72: ......
Page 75: ...5 Write Buffer ...
Page 76: ......
Page 79: ...6 The Bus Interface ...
Page 80: ......
Page 94: ...6 The Bus Interface 6 14 EPSON ARM720T CORE CPU MANUAL THIS PAGE IS BLANK ...
Page 95: ...7 Memory Management Unit ...
Page 96: ......
Page 118: ...7 Memory Management Unit 7 22 EPSON ARM720T CORE CPU MANUAL THIS PAGE IS BLANK ...
Page 119: ...8 Coprocessor Interface ...
Page 120: ......
Page 131: ...9 Debugging Your System ...
Page 132: ......
Page 177: ...10 ETM Interface ...
Page 178: ......
Page 182: ...10 ETM Interface 10 4 EPSON ARM720T CORE CPU MANUAL THIS PAGE IS BLANK ...
Page 183: ...11 Test Support ...
Page 184: ......
Page 198: ...11 Test Support 11 14 EPSON ARM720T CORE CPU MANUAL THIS PAGE IS BLANK ...
Page 199: ...Appendix A Signal Descriptions ...
Page 200: ......
Page 208: ...A Signal Descriptions A 8 EPSON ARM720T CORE CPU MANUAL THIS PAGE IS BLANK ...
Page 209: ...Glossary ...
Page 210: ......
Page 217: ...Index ...
Page 218: ......