Functional Description
ATCA-F140 Installation and Use (6806800M67H)
95
A software controlled reset register within the FPGA provides software controlled resets to the
FIX, BIX and PHY functions. The FPGA also implements a last reset register to capture the
source of the last reset generated on the board. The various onboard devices get reset by the
sources as shown in the following table.
4.12.1 Service Processor Core Reset Domain
The service processor core includes the P2020 QorIQ Integrated Processor, its memory and the
onboard resources attached to the local bus.
4.12.1.1 Service Processor
The hard reset signal HRST_L causes the P2020 QorIQ Integrated Processor to abort all current
internal and external transactions and set all registers to their default values. HRST_L may be
asserted at any time completely asynchronously. HRST_L needs to be asserted during power-
on reset. During HRST_L assertion, the configuration input signals are sampled into registers
inside the P2020 QorIQ Integrated Processor.
Table 4-8 Reset Sources Versus Reset Outputs
Reset Output
HR
ST_L
SR
ST_L
FIX_R
ST_L
BIX_R
ST_L
MOD_PHY_R
ST_L
PHY_R
ST_L
TEL
CO_R
ST_L
BIT
S_R
ST_L
AMC
FP
GA
RTM_R
ST_L
Reset Source
BRD_PWROK
Yes
No
Yes
Yes
Yes
Yes
Yes
Yes
No
Yes
Yes
PAYLOAD_RST_L
Yes
No
Yes
Yes
Yes
Yes
Yes
Yes
No
Yes
Yes
PB_RST_L
Yes
No
Yes
Yes
Yes
Yes
Yes
Yes
No
Yes
Yes
HRST_REQ_L
Yes
No
No
No
No
No
No
No
No
No
No
COP_HRESET_L
Yes
No
Yes
Yes
Yes
Yes
Yes
Yes
No
Yes
Yes
COP_SRESET_L
No
No
No
No
No
No
No
No
No
No
AMC_EN
No
No
No
No
No
No
No
No
No
No
No
AMC_PWR_GOOD
No
No
No
No
No
No
No
No
Yes
No
No
Software Control in FPGA
No
No
Yes
Yes
Yes
Yes
Yes
Yes
No
No
Yes
StockCheck.com
