EMAC Em104P-i8523, User Manual, Page: 34 / 63

BIOS
32
System BIOS Cacheable
The setting of Enabled allows caching of the system BIOS ROM at F000h-
FFFFFh for better system performance. However, if any program writes to
this memory area, a system error may result.
Setting: Disabled, Enabled (Default).
Video BIOS Cacheable
The Setting Enabled allows caching of the video BIOS ROM at C0000h-
F7FFFh for better video performance. However, if any program writes to this
memory area, a system error may result.
Setting: Disabled (Default), Enabled.
DRAM RAS# to CAS# Delay
It allows you to insert a delay between the RAS (Row Address Strobe) and
CAS (Column Address Strobe) signals. This delay occurs when the SDRAM
is written to, read from or refreshed. Reducing the delay improves the
performance of the SDRAM.
Setting: 3 (Default), 2.
DRAM RAS# Precharge
It allows you to sets the number of cycles required for the RAS to
accumulate its charge before the SDRAM refreshes.
Setting: 3 (Default), 2.
Memory Hole At 15M-16M
In order to improve performance, certain space in memory can be reserved
for ISA cards. This memory must be mapped into the memory space below
16 MB.
Setting: Disabled (Default), Enabled.