22
3.3.4
Intel Time Coordinated Computing
Figure 4-3-5 : Intel TCC
Intel® Time Coordinated Computing options.
#AC Split Lock
Enable or Disable Alignment Check Exception (#AC). When enabled, this will assert an
#AC when any atomic operation has an operand that crosses two cache lines.
Intel(R) TCC Mode
Enable or Disable Intel(R) TCC mode. When enabled, this will modify system settings to
improve real-time performance. The full list of settings and their current state are displayed
below when Intel(R) TCC mode is enabled.
IO Fabric Low Latency
Enable or Disable IO Fabric Low Latency. This will turn off some power management in
the PCH IO fabrics. This option provides the most aggressive IO Fabric performance
setting. S3 state is NOT supported.
OPIO Recentering
Enable or Disable Opio Recentering to improve Pcie latency.
3.3.5
Trusted Computing
Figure 4-3-5 : Intel TCC
Control the TPM device status and display related information if TPM chip is present.
Summary of Contents for LPC-P150S-2VETx
Page 7: ...7 1 3 Dimension 1 3 1 LPC P150S 2VETx Drawing...
Page 8: ...8 1 3 2 LPC P156W 2VETx Drawing...
Page 9: ...9 1 3 3 LPC P185W 2VETx Drawing...
Page 10: ...10 1 3 4 LPC P190S 2VETx Drawing...
Page 12: ...12 1 5 Front View of LPC 2VETx Series 1 6 Rear View of LPC 2VETx Series...
Page 13: ...13 1 7 Top Bottom IO View...