Delta Data Systems PMAC PCI Hardware Reference Manual Download Page 72

Page: 72 / 80

PMAC-PCI Hardware Reference

Schematics

SCHEMATICS

Summary of Contents for PMAC PCI

Page 1: ...PMAC PCI 3 PCI Bus Expansion w Piggyback CPU 4 4A0 603588 100 5 June 18 2010 Single Source Machine Control Power Flexibility Ease of Use 21314 Lassen Street Chatsworth CA 91311 Tel 818 998 2095 Fax 8...

Page 2: ...amplifiers contain static sensitive components that can be damaged by incorrect handling When installing or handling Delta Tau Data Systems Inc products avoid contact with highly insulated materials...

Page 3: ...ON HISTORY REV DESCRIPTION DATE CHG APPVD 1 UPDATED JUMPER INFO SOFTWARE SETUP 10 19 06 CP M COGUR 2 UPDATED JUMPER SETTINGS FOR E121 E122 04 27 10 CP S SATTARI 3 Opt 12 E17A E17D description 07 21 15...

Page 4: ......

Page 5: ...Connectors JMACH2 JMACH1 Ports 3 J9 Compare Equal Outputs Port JEQU Port 3 J30 Optional Analog to Digital Inputs JANA Port 3 J31 Optional Universal Serial Bus Port JUSB Port 3 JS1 JS2 Expansion Ports...

Page 6: ...Enable 22 E90 Host Supplied Switch Pull Up Enable 23 E98 DAC ADC Clock Frequency Control 23 E100 Output Flag Supply Select 23 E101 E102 Motors 1 4 Amplifier Enable Output Configure 24 E109 Reserved fo...

Page 7: ...Option 42 CPU Board Connectors 42 J2 JEXP Expansion 42 J4 JDPRAM Dual Ported RAM 42 BASE BOARD CONNECTOR PINOUTS 43 J1 Display Port Connector 43 J1 JDISP 14 Pin Connector 43 J2 Control Panel Port Conn...

Page 8: ...C PCI Hardware Reference iv Table of Contents PMAC I Variables 56 Operation of the Non Turbo CPU 56 Configuring PMAC with Option 5C for 80 MHz Operation 59 Option 16 Supplemental Memory 60 SCHEMATICS...

Page 9: ...PMAC PCI Hardware Reference Table of Contents v...

Page 10: ......

Page 11: ...3 channel differential single ended encoder input Four input flags two output flags Interface to external 16 bit serial ADC Display control panel muxed I O direct I O interface ports Buffered expansi...

Page 12: ...n 12 Analog to Digital Converters Option 12 permits the installation of 8 or 16 channels of on board multiplexed analog to digital converters One or two of these converters are read every phase interr...

Page 13: ...y be needed for a particular setup J5 General Purpose Digital Inputs and Outputs JOPTO Port PMAC s JOPTO connector provides eight general purpose digital inputs and eight general purpose digital outpu...

Page 14: ...D is lit this indicates that power is applied to the 5V input when the red LED is lit this indicates that the watchdog timer has tripped and shut down the PMAC The yellow LED located beside the red an...

Page 15: ...E74 B9 E17E C5 E75 B9 E17F C5 E85 C5 E17G C4 E87 C5 E17H C4 E88 B2 E22 A9 E89 B5 E23 A9 E90 B5 E28 C6 E98 A4 E29 A4 E100 A3 E30 A4 E101 A3 E31 A4 E102 A3 E32 A4 E109 B6 E33 A4 E110 A7 E34 A4 E111 A7 E...

Page 16: ...PMAC PCI Hardware Reference 6 Introduction 1 2 B A 3 4 6 8 7 9 C 5 E57 E61 E65 E56 E60 E64 E55 E59 E63 E54 E58 E62 E17D E17C E17B E38 E17A E37 E29 E36 E30 E35 E31 E34 E32 E34A E33 E3 E4 E5 E6...

Page 17: ...PMAC PCI Hardware Reference Introduction 7 PMAC Connectors...

Page 18: ...parate isolated supplies are used E89 E90 Input Flag Supply Control If E90 connects pins 1 and 2 and E89 is ON the input flags LIMn LIMn and HMFLn are supplied from the analog A 15V supply which can b...

Page 19: ...lt setting of 1 2 which creates a 2 45 MHz DCLK signal unless you are connecting an Acc 28 A D converter board In this case move the jumper to connect pins 2 and 3 which creates a 1 22 MHz DCLK signal...

Page 20: ...iver IC UDN2981A or equivalent these jumpers must be changed to connect pins 2 and 3 to supply the new IC correctly E7 Machine Input Source Sink Control With this jumper connecting pins 1 and 2 defaul...

Page 21: ...the QuadLoss signal for Encoder 6 into register XIN6 at Y E801 bit 6 Jump 2 3 to bring the QuadLoss signal for Encoder 7 into register XIN6 at Y E801 bit 6 E122 XIN7 Feature Selection Jump 1 2 to bri...

Page 22: ...in normal operational mode Flash Memory Bank Select Jumpers The flash memory IC in location U10 on the Flex CPU board has the capacity for eight separate banks of firmware only one of which can be use...

Page 23: ...ported RAM through JEXP expansion port Jumper connects pins 1 and 2 Note Jumper E2 is present on 108 and newer boards only Older versions could access DPRAM from either source without a jumper config...

Page 24: ...r IC or damage to the IC will result Jump pin 1 to 2 to apply V 5V to 24V to pin 10 of U13 should be ULN2803A for sink output configuration JOPTO machine outputs M01 M08 Jump pin 2 to 3 to apply GND t...

Page 25: ...a servo interrupt cycle scaled so that 8 388 608 equals one millisecond Since I10 has a maximum value of 8 388 607 the servo interrupt cycle time should always be less than a millisecond unless you wa...

Page 26: ...ENA4 No jumper installed Note Low true enable is the fail safe option because of the sinking open collector ULN2803A output driver IC E17E H Amplifier Enable Direction Polarity Control E Point and Phy...

Page 27: ...llowing error Ix12 for the selected coordinate system to control FEFCO on J8 57 Jump pin 2 to 3 to cause Watchdog timer output to control FEFCO Low TRUE output in either case 2 3 Jumper installed E29...

Page 28: ...d CHC4 E40 E43 Software Address Control Jumpers E40 E43 control the software address of the card for serial addressing and for sharing the servo and phase clock over the serial connector Card 0 sends...

Page 29: ...re only used to set the baud rate at power on reset Currently Flex CPU s communication baud rate is determined at power up reset by variable I54 Non standard baud rates E48 CPU Clock Frequency Control...

Page 30: ...r Up E Point and Physical Layout Location Description Default E51 B6 Jump pin 1 to 2 to re initialize ON power up reset Remove jumper for Normal power up reset No jumper installed E54 E65 Host Interru...

Page 31: ...B6 Jump pin 1 to 2 to allow AXIS EXPANSION INT 1 to interrupt host PC at PMAC interrupt level IR5 No jumper installed E64 B6 Jump pin 1 to 2 to allow EQU5 to interrupt host PC at PMAC interrupt level...

Page 32: ...e changed Also see E90 No jumper E87 E88 Host Supplied Analog Power Source Enable E Point and Physical Layout Location Description Default E87 C5 Jump pin 1 to pin 2 to allow AGND to come from PC bus...

Page 33: ...MAC Opto isolation diagram 1 2 Jumper installed E98 DAC ADC Clock Frequency Control E Point and Physical Layout Location Description Default E98 A4 Jump 1 2 to provide a 2 45 MHz DCLK signal to DACs a...

Page 34: ...ion 1 2 Jumper installed E102 A3 CAUTION The jumper setting must match the type of driver IC or damage to the IC will result Jump pin 1 to 2 to apply GND to pin 10 of U37 AENAn EQUn should be ULN2803A...

Page 35: ...Location Description Default E114 A3 CAUTION The jumper setting must match the type of driver IC or damage to the IC will result Jump pin 1 to 2 to apply A 15V A V as set by E100 to pin 10 of U53 AENA...

Page 36: ...o bring the QuadLoss signal for Encoder 7 into register XIN6 at Y E801 bit 6 Jump 2 3 to bring the QuadLoss signal for Encoder 6 into register XIN6 at Y E801 bit 6 1 2 Jumper installed E122 F1 Jump 1...

Page 37: ...fs Power Supplies Digital Power Supply 2A 5V 5 10 W Eight channel configuration with a typical load of encoders The host computer provides the 5 Volts power supply in the case PMAC is installed in its...

Page 38: ...ns LIMn and LIMn are direction sensitive overtravel limits that must be actively held low sourcing current from the pins to ground to permit motion in their direction The direction sense of LIMn and L...

Page 39: ...Encoder 7 RP104 6 pin Encoder 4 RP69 6 pin Encoder 8 RP106 6 pin Resistor Pack Configuration Differential or Single Ended Encoder Selection The differential input signal pairs to the PMAC PCI have us...

Page 40: ...f using a single ended signal leave the complementary signal pins floating do not ground them However if single ended encoders are used please check the settings of the jumpers E18 to E21 and E24 to E...

Page 41: ...e analog outputs are intended to drive high impedance inputs with no significant current draw The 220 output resistors will keep the current draw lower than 50 mA in all cases and prevent damage to th...

Page 42: ...osite row The 34 pin connector was designed for easy interface to OPTO 22 or equivalent optically isolated I O modules Delta Tau s Acc 21F is a six foot cable for this purpose Characteristics of the J...

Page 43: ...to 1 If this is the case they may be used as general purpose inputs by assigning M variable to their corresponding memory map locations bits of Y address FFC0 Command Inputs JOG JOG PREJ return to pre...

Page 44: ...oder conversion table can then take the difference in the counter each servo cycle and scale it providing a value proportional to frequency and therefore to the input voltage Usually this is used for...

Page 45: ...12 provides eight 12 bit analog inputs ANAI00 ANAI07 Option 12A provides eight additional 12 bit analog inputs ANA08 ANAI15 for a total of 16 inputs In firmware versions 1 17C and below only Option 12...

Page 46: ...ers contain the A D results Each X and Y word is split into two 12 bit halves where the lower 12 bits work with the first A D converter set Option 12 and the higher 12 bits work with the second A D co...

Page 47: ..._W1 and CONFIG_W2 M992 X 070A 0 24 U 3rd CONFIG_W1 and CONFIG_W2 M993 X 070B 0 24 U 4th CONFIG_W1 and CONFIG_W2 M994 X 070C 0 24 U 5th CONFIG_W1 and CONFIG_W2 M995 X 070D 0 24 U 6th CONFIG_W1 and CONF...

Page 48: ...JANA pin 4 M1004 Y 070C 0 12 U ANAI04 image register from JANA pin 5 M1005 Y 070D 0 12 U ANAI05 image register from JANA pin 6 M1006 Y 070E 0 12 U ANAI06 image register from JANA pin 7 M1007 Y 070F 0...

Page 49: ...Tau provides the Acc 3D cable that connects the PMAC PCI to a DB 25 connector Standard DB 9 to DB 25 or DB 25 to DB 9 adapters may be needed for a particular setup Jumper E110 selects between RS 232 a...

Page 50: ...PMAC PCI Hardware Reference 40 Mating Connectors Machine Connections Example...

Page 51: ...641 2 171 26 T B Ansley standard flat cable stranded 26 wire 3 Phoenix varioface module type FLKM 26 male pins P N 22 81 05 0 J5 JOPT OPTO I O 1 Two 34 pin female flat cable connector Delta Tau P N 01...

Page 52: ...00F10 0K0 T B Ansley P N 609 1041 2 171 10 T B Ansley standard flat cable stranded 10 wire 3 Phoenix varioface module type FLKM 10 male pins P N 22 81 01 8 JANA Analog Inputs Option 1 Two 20 pin femal...

Page 53: ...Read or Write TTL signal out 7 DB1 Output Display Data 1 8 DB0 Output Display Data 0 9 DB3 Output Display Data 3 10 DB2 Output Display Data 2 11 DB5 Output Display Data 5 12 DB4 Output Display Data 4...

Page 54: ...Low is RESET Equiv to 16 HWCA Input Handwheel Enc A Channel 5V TTL sq pulse must use E23 CHA2 17 IPLD Output In Position Ind C S Low lights LED 18 BRLD Output Buffer Request Ind Low lights LED 19 ERL...

Page 55: ...elect output 15 DAT6 Input Data 6 Input Data input from multiplexed accessory 16 SEL6 Output Select 6 Output Multiplexer select output 17 DAT7 Input Data 7 Input Data input from multiplexed accessory...

Page 56: ...al Clock Diff I O high TRUE 21 SERVO Bidirectional Servo Clock Diff I O low TRUE 22 SERVO Bidirectional Servo Clock Diff I O high TRUE 23 PHASE Bidirectional Phase Clock Diff I O low TRUE 24 PHASE Bid...

Page 57: ...TRUE sourcing 18 GND Common PMAC common 19 MO7 Output Machine output 7 20 GND Common PMAC common 21 MO6 Output Machine output 6 22 GND Common PMAC common 23 MO5 Output Machine output 5 24 GND Common P...

Page 58: ...Pos Axis 1 for resolver 4 CHA3 Input Enc A Chan Pos Axis 3 for resolver 5 CHB3 Input Enc B Chan Pos Axis 3 for resolver 6 CHC3 Input Enc C Chan Pos Axis 3 for resolver 7 E63 Input Interrupt IR4 Interr...

Page 59: ...n Neg 2 3 16 CHA8 Input Encoder A Chan Neg 2 3 17 CHC5 Input Encoder C Chan Pos 2 18 CHC6 Input Encoder C Chan Pos 2 19 CHC5 Input Encoder C Chan Neg 2 3 20 CHC6 Input Encoder C Chan Neg 2 3 21 CHB5 I...

Page 60: ...k is available on your version of PMAC it is preferable to bring the 5V power in through the terminal block Note 2 Referenced to digital common GND Maximum of 12V permitted between this signal and its...

Page 61: ...an Neg 2 3 16 CHA4 Input Encoder A Chan Neg 2 3 17 CHC1 Input Encoder C Chan Pos 2 18 CHC2 Input Encoder C Chan Pos 2 19 CHC1 Input Encoder C Chan Neg 2 3 20 CHC2 Input Encoder C Chan Neg 2 3 21 CHB1...

Page 62: ...s available on your version of PMAC it is preferable to bring the 5V power in through the terminal block Note 2 Referenced to digital common GND Maximum of 12V permitted between this signal and its co...

Page 63: ...Optional Pin Symbol Function Description Notes 1 ANAI00 Input Analog Input 0 0 5V or 2 5V range 2 ANAI01 Input Analog Input 1 0 5V or 2 5V range 3 ANAI02 Input Analog Input 2 0 5V or 2 5V range 4 ANAI...

Page 64: ...1 Select for Chan 1 2 3 4 5 CNVRT01 Output A to D Convert ADC convert sig Chan 1 2 3 4 6 ADCIN1 Input A to D Data ADC data for Chan 1 2 3 4 7 OUT1 Output Chan Select Bit Amp Enable Dir for Chan 1 8 OU...

Page 65: ...r Chan 5 12 HF46 Input Amp Fault Amp Enable Dir for Chan 6 13 HF47 Input Amp Fault Amp Enable Dir for Chan 7 14 HF48 Input Amp Fault Amp Enable Dir for Chan 8 15 5V Output 5V Supply Power supply out 1...

Page 66: ...few issues to note The Flex CPU requires the use of V1 17 or newer firmware There are few differences between the previous V1 16H firmware and the V1 17 firmware other than the addition of internal s...

Page 67: ...o the PMAC The PMAC will respond with five data items the last of which is CLK Xn where n is the multiplication factor from the 20 MHz crystal frequency not 10 MHz n should be equivalent to I46 1 2 if...

Page 68: ...Baud Rate for 20MHz Baud Rate for 40MHz Baud Rate for 60MHz ON ON ON ON Disabled Disabled Disabled OFF ON ON ON 300 600 900 ON OFF ON ON 400 800 1200 OFF OFF ON ON 600 1200 1800 ON ON OFF ON 800 1600...

Page 69: ...ards This has always been the case for PMAC2 boards but with other CPU boards the card number on PMAC 1 boards has been determined by the settings of jumpers E40 E43 Jumpers E40 E43 on a PMAC 1 board...

Page 70: ...aud divider algorithm is valid only if the PMAC has been jumpered for 40 MHz operation E48 OFF M98 X FFF2 0 12 M99 X FFFD 0 4 OPEN PLC 1 CLEAR M99 3 Set x4 frequency multiplication 80 MHz M98 2 M98 1...

Page 71: ...acked static RAM It maps into the PMAC and PMAC2 at addresses A000 to BFFF on both the X and Y data buses an 8k x 48 block of address space Addresses Y BC00 to Y BFFF are double mapped with the main f...

Page 72: ...PMAC PCI Hardware Reference 62 Schematics SCHEMATICS...

Page 73: ...PMAC PCI Hardware Reference Schematics 63...

Page 74: ...PMAC PCI Hardware Reference 64 Schematics...

Page 75: ...PMAC PCI Hardware Reference Schematics 65...

Page 76: ...PMAC PCI Hardware Reference 66 Schematics...

Page 77: ...PMAC PCI Hardware Reference Schematics 67...

Page 78: ...PMAC PCI Hardware Reference 68 Schematics...

Page 79: ...PMAC PCI Hardware Reference Schematics 69...

Page 80: ...PMAC PCI Hardware Reference 70 Schematics...

Search results

Summary of Contents for PMAC PCI

Reviews:

Related manuals for PMAC PCI

Brands by name

Popular brands

Delta Data Systems PMAC PCI, Hardware Reference Manual

Search results

Summary of Contents for PMAC PCI

Reviews:

Related manuals for PMAC PCI

Brands by name

Popular brands