CY8CPROTO-064B0S3 PSoC 64 "Secure Boot" Prototyping Kit Guide, Doc. # 002-29505 Rev. *B
39
Hardware
5.2.5.2
Functionality of J7 and J5 Headers (KitProg3 to PSoC 64 Device)
The KitProg3 and target sections of the board each contain a 2 × 5-pin header. These headers
provide a physical connection between the two devices. This connection contains the following
signals:
1. SWD interface required to program/debug the target PSoC 64 device, power, ground, and reset
2. UART interface to the PSoC 64 device
3. I2C interface to the PSoC 64 device
Figure 5-7. J7 and J5 Headers
When the boards are separated, the KitProg3 board can be used to program other target devices
supported by KitProg3 via J7. Headers J5 and J7 can be used to reconnect the KitProg3 and
PSoC 64 sections of the kit.
Table 5-2. Pin Details of J7 Header
KitProg3 Header (J7)
Pin
Signal
Description
Pin
Signal
Description
J7_1
VTARG
Power
J7_2
KP_VBUS
Power
J7_3
GND
Ground
J7_4
P12[0]
I2C_SCL
J7_5
P12[4]
Reset
J7_6
P12[1]
I2C_SDA
J7_7
P12[3]
SWD_CLK
J7_8
P12[7]
UART_RX
J7_9
P12[2]
SWD_IO
J7_10
P12[6]
UART_TX
Table 5-3. Pin Details of J5 Header
PSoC 64 Header (J5)
Pin
Signal
Description
Pin
Signal
Description
J5_1
VTARG
Power
J5_2
VTARG
Power
J5_3
GND
Ground
J5_4
P6[4]
I2C_SCL
J5_5
XRES_L
Reset
J5_6
P6[5]
I2C_SDA
J5_7
P6[7]
SWD_CLK
J5_8
P5[1]
UART_TX
J5_9
P6[6]
SWD_IO
J5_10
P5[0]
UART_RX
PSoC 64 section
PSoC 64 SWD/JTAG
programming headers
(J7,J5)
GND
GND