Copyright © 2021 congatec GmbH
TCTLm02
51/67
Signal
Pin # Description
I/O
PU/PD
Comment
HDMI1_HPD
C24
TMDS Hot-plug detect.
Multiplexed with DDI1_HPD.
I PCIE
PD 1 MΩ
HDMI1_CTRLCLK
D15
TMDS I
2
C Control Clock
Multiplexed with DDI1_CTRL
I/O OD 3.3 V PD 100 kΩ
HDMI1_CTRLDATA
1
D16
TMDS I
2
C Control Data
Multiplexed with DDI1_CTRLDATA_AUX-
I/O OD 3.3 V PU 100 kΩ
3.3 V
Bootstrap signal (see note below).
Enable strap already populated
TMD
TMDS2_CLK -
D49
D50
TMDS Clock output differential pair..
Multiplexed with DDI and DDI2_PAIR3-.
O PCIE
TMDS
TMDS2_DATA0-
D46
D47
TMDS differential pair.
Multiplexed with DDI and DDI2_PAIR2-.
O PCIE
TMDS
TMDS2_DATA1-
D42
D43
TMDS differential pair.
Multiplexed with DDI and DDI2_PAIR1-.
O PCIE
TMDS
TMDS2_DATA2-
D39
D40
TMDS differential pair.
Multiplexed with DDI and DDI2_PAIR0-.
O PCIE
HDMI2_HPD
D44
TMDS Hot-plug detect.
Multiplexed with DDI2_HPD
I PCIE
PD 1 MΩ
HDMI2_CTRLCLK
C32
TMDS I
2
C Control Clock
Multiplexed with DDI2_CTRL
I/O OD 3.3 V PD 100 kΩ
HDM12_CTRLDATA
1
C33
TMDS I
2
C Control Data
Multiplexed with DDI2_CTRLDATA_AUX-
I/O OD 3.3 V PU 100 kΩ
3.3 V
Bootstrap signal (see note below).
Enable strap already populated
TMD
TMDS3_CLK -
C49
C50
TMDS Clock output differential pair..
Multiplexed with DDI and DDI3_PAIR3-.
O PCIE
TMDS
TMDS3_DATA0-
C46
C47
TMDS differential pair.
Multiplexed with DDI and DDI3_PAIR2-.
O PCIE
TMDS
TMDS3_DATA1-
C42
C43
TMDS differential pair.
Multiplexed with DDI and DDI3_PAIR1-..
O PCIE
TMDS
TMDS3_DATA2-
C39
C40
TMDS differential pair.
Multiplexed with DDI and DDI3_PAIR0-.
O PCIE
HDMI3_HPD
C44
TMDS Hot-plug detect.
Multiplexed with DDI3_HPD.
I PCIE
PD 1 MΩ
HDMI3_CTRLCLK
C36
TMDS I
2
C Control Clock
Multiplexed with DDI3_CTRL
I/O OD 3.3 V PD 100 kΩ
HDMI3_CTRLDATA
1
C37
TMDS I
2
C Control Data
Multiplexed with DDI3_CTRLDATA_AUX-
I/O OD 3.3 V PU 100 kΩ
3.3 V
Bootstrap signal (see note below).
Enable strap already populated
Note
1.
These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For
more information refer to section 8.2 “Bootstrap Signals”.