background image

1

CONTENTS

Safety Information ..................................................................................................................................... 2
Electrostatic Discharge Sensitive (ESDS) Device Handling .................................................................. 3
Theory of Operation .............................................................................................................................4-26
System Overview ...................................................................................................................................... 4
Console Theory of Operation .............................................................................................................. 4-19
1.0 Power Supply ...................................................................................................................................... 4
  1.1. Switching Power Supplies .............................................................................................................. 5
  1.2. Linear Power Supplies ..................................................................................................................... 5
  1.3. Supply Synchronization .................................................................................................................. 5
  1.4. Power Failure Detection .................................................................................................................. 6
2.0 Processor and Its Peripherals ............................................................................................................ 6
3.0 Communications Busses and Interface Blocks ............................................................................... 8
  3.1 Communications Busses ................................................................................................................. 8
  3.2 Interface Blocks ................................................................................................................................ 9
  3.3 Ethernet ............................................................................................................................................ 10
4.0 Audio Path.......................................................................................................................................... 11
  4.1 Analog Audio Path ........................................................................................................................... 12
  4.2 Digital Audio Path ............................................................................................................................ 12
  4.3 Interaction Between the Digital and Analog Inputs ...................................................................... 13
5.0 Video Path .......................................................................................................................................... 13
6.0 Tuner Electronics .............................................................................................................................. 14
  6.1 Main PCB Interface ......................................................................................................................... 14
  6.2 Control ............................................................................................................................................. 15
  6.3 FM Tuner .......................................................................................................................................... 16
  6.5 Phase-locked Loop Tuning ............................................................................................................. 18
  6.6 RDS ................................................................................................................................................... 19
PS3•2•1 Series II Speaker System (Bass Module) Theory of Operation ............................................. 19
1.0 Components ...................................................................................................................................... 19
2.0 Bass Module Interface ...................................................................................................................... 19
  2.1 Interface connector and cable descriptions ................................................................................. 20
  2.2 3•2•1 Series II Bass Module Details ............................................................................................... 21
Test Procedures ................................................................................................................................. 27-36
  Console Procedures ........................................................................................................................ 27-33
  Bass Module Procedures ................................................................................................................ 34-35
  Satellite Array Procedures .................................................................................................................... 36
Appendix ............................................................................................................................................. 37-51

  Figure 1. 3•2•1 Series II Console Test Setup Diagram ............................................................................

37

  Figure 2. 3•2•1 Series II Bass Module Test Setup Diagram ....................................................................

38

  Obtaining System Information from the Media Center Display ........................................................ 39
  Computer Setup Procedure ............................................................................................................ 40-41
  TAP Cable Construction ....................................................................................................................... 42
  Boselink ETAP Cable Wiring Diagram ................................................................................................. 42
  B+B Electronics model 232LPTTL RS232 to TTL converter .............................................................. 42
  Bass Module Test Cable Construction ................................................................................................ 43
  Bass Module Test Cable Wiring Information ...................................................................................... 43
  Console Test Cable Construction ........................................................................................................ 44
  Console Test Cable Wiring Information .............................................................................................. 44
  Putting the Console into TAP mode .................................................................................................... 45
  Console TAP Commands ................................................................................................................. 45-48
  Changing the Region Code .................................................................................................................. 49
  Console Troubleshooting Tips ............................................................................................................. 50
  Bass Module Troubleshooting Tips ..................................................................................................... 51
IC Diagrams ........................................................................................................................................52-61
Service Manual Revision History ........................................................................................................... 62

Summary of Contents for 3-2-1

Page 1: ...f Operation 19 1 0 Components 19 2 0 Bass Module Interface 19 2 1 Interface connector and cable descriptions 20 2 2 3 2 1 Series II Bass Module Details 21 Test Procedures 27 36 Console Procedures 27 3...

Page 2: ...plug in the outlet and repeat test ANY MEASUREMENTS NOT WITHIN THE LIMITS SPECIFIED HEREIN INDICATE A POTENTIAL SHOCK HAZARD THAT MUST BE ELIMINATED BEFORE RETURNING THE UNIT TO THE CUSTOMER B Insulat...

Page 3: ...tation Wear wrist straps that connect to the station or heel straps that connect to conductive floor mats Avoid touching the leads or contacts of ESDS devices or PC boards even if properly grounded Ha...

Page 4: ...a connector J100 pins 1 and 2 sheet 10 B2 The power supply electronics are comprised of 4 main sections switching power supplies linear power supplies power supply synchronization and power fail detec...

Page 5: ...tor VR1 A3 and VR2 A2 are the 3 3V and 1 8V linear regula tor respectively 1 3 Supply Synchronization In order to control the noise interference to the AM tuner a variable frequency to alternate switc...

Page 6: ...ls of audio output The CS98200 also integrates six 10 bit video digital to analog converters DACs and TV encoding with progressive scan functionality Progressive scan video provides high resolution an...

Page 7: ...wing the manufacturing plant to disable these buffers thus releasing the FLASH address data bus during programming Half of buffer U6204 2A B 1 8 is used to condition the 8 memory control signals and i...

Page 8: ...ms to CS98200 each subsystem inter acts with the CS98200 differently as follows The VFD module allows for bi directional communication but timeshares a single wire in half duplex mode to accomplish th...

Page 9: ...ttons on the top leading edge The buttons are physically located on a small assembly which connects to the Main Board via ribbon cable into J6700 sheet 8 D8 Software continually monitors these buttons...

Page 10: ...J9341 sheet 7 B C4 is the connector for the hard disk driver HDD which connects to the ATAPI bus on Main board The DVD ROM provides one of the internal audio sources It can be configured either master...

Page 11: ...11 4 Audio Path The audio path block diagram is as follows THEORY OF OPERATION...

Page 12: ...he mix down DAC is placed into reset through the reset bit in the I2C registers in order to reduce the noise level to minimum In a similar way when the CS98200 generated down mix is selected as the co...

Page 13: ...played for each source When playing the external inputs the external digital inputs have preference and shall be played whenever an input stream is found to be present If none is available the associ...

Page 14: ...in is accomplished through a 13 connection flat flex cable to connector J1 sheet 2 C8 Below is a table describing the pin functionality THEORY OF OPERATION Pin Number Name Direction Function Notes 1 1...

Page 15: ...ntrols Q2000 which switches power to the FM front end and the IF amplifier In AM mode these are both switched off 8 IF MUTE O C Output Enables the audio output of the detector when low See pin 13 9 AM...

Page 16: ...M IF limiter FM detector FM stereo MPX decoder and the S meter circuitry used for seek processing The FM IF input signal to the LA1837 goes through several gain limiter stages and then to a single tun...

Page 17: ...o stereo After the initial S meter read the unit switches be tween stereo and mono in the following way Every 500ms the S meter is read and the unit switches from stereo to mono if it reads one S mete...

Page 18: ...e nominal AM stop level is 56 dB V m 1080 kHz 6 5 Phase locked Loop Tuning The AM and FM local oscillators are controlled by the PLL IC U2074 sheet 2 C3 The micro processor selects the AM or FM band a...

Page 19: ...nd DSP schematic diagrams 270921 for the following information 1 Components The PS3 2 1 Series II Speaker System consists of The PS3 2 1 Series II Bass Module 273031 Qty 2 Array Speakers 255198 or Ser...

Page 20: ...hich is terminated by a pair of back to back diodes only Supported sample rates are 44 1 kHz and 48 kHz 2 1 4 Analog Audio Input The analog audio inputs are fully differential with an input impedance...

Page 21: ...2 1 I O Printed Circuit Assembly Note Refer to the Input Output I O PCB schematic diagram 270926 for the following infor mation The I O printed circuit assembly contains the AC input connector J1 C4...

Page 22: ...tage ripple due to load fluctuations U6000 sheet 1 D5 monitors the 3 3V and issues a reset of the DSP if this supply ever drops below a regulation threshold of 3 08V 2 2 2 3 Audio Power amplification...

Page 23: ...location in the digital portion of the circuit Resistor arrays R4300 R4301 R4302 B2 serve to terminate the negative signal of the power amplifier differential inputs and provides the source impedance...

Page 24: ...S PDIF decoder U4400 either generates MCLK from the bit rate detected on the selected digital audio input or passes through the SHARC_CLK signal when no valid digital audio input is detected or when...

Page 25: ...was a problem initializing one or more or the audio peripherals U4000 U4400 Once every 5 sec Off Board is powered initialized and waiting for a Smart Speaker command to turn on the board The LED will...

Page 26: ...watchdog timer to prevent a RESET to occur Also on entering standby the volume parameter is set to the last value but is bounded in the range of 20 to 80 Oscillator The system clock is derived from t...

Page 27: ...G Rev 00 Troubleshooting Guide Electronic Copy Only Troubleshooting Guide 3 2 1 and 3 2 1GS Series II Home Entertainment System US Canada European UK Australia Japan and Dual Voltage Standard Versions...

Page 28: ...SPECIFICATIONS AND FEATURES SUBJECT TO CHANGE WITHOUT NOTICE Bose Corporation The Mountain Framingham Massachusetts USA 01701 P N 273029 TG Rev 00 3 2005 H http serviceops bose com...

Reviews: