- 17 -
Port Name
Pin NO.
Type
Port Description
Parallel DVD/CD or Serial CD Interface
AREQUEST
P194
O
Audio request. Decoder asserts AREQUEST to indicate
that the audio input buffer has available space.
ADACK
P198
I
Audio data acknowledge.
DVD-DATA
P186-189
I
DVD parallel compressed data from DVD DSP. When
(7:4)
DVD DSP sends 32-bit words. It must write the MSB first
DVD-DATA3/
P185
I
Asserted HIGH indicates a corrupted byte. Decoder
CD-C2P0
keeps The previous valid picture on-screen until the next
valid Picture is decoded. This pin is shared with DVD
Compressed data DVD-DATA3.
DVD-DATA2/
P184
I
CD bit clock. Decoder accept multiple BCK rates. This pin
CD-BCK
Is shared with DVD compressed data DVD-DATA2.
DVD-DATA1/
P182
I
Programmable polarity 16-bit word synchronization to the
CD-LRCK
Decoder (right channel HIGH). This pin is shared with
DVD compressed data DVD-DATA1)
DVD-DATA0/
P180
I
Serial CD data. This pin is shared with DVD compressed
CD-DATA
Data DVD-DATA0
ERROR
P200
I
Error in input data. If ERROR signal is not available from
The DSP it must be grounded through a 4.7K resistor.
VDACK
P196
I
Video data acknowledge. Asserted when DVD data is
valid. Polarity is programmable.
VREQUEST
P191
O
Video request. Decoder asserts REQUEST to indicate
that The video input buffer has available space. Polarity
is Programmable
VSTROBE
P192
I
Video strobe. Programmable dual mode pulse.
Asynchronous and synchronous. In Asynchronous mode,
an external source pulses VSTROBE to indicate data is
ready for transfer. In synchronous mode VSTROBE
clocks data.
Video Output
HSYNC
P157
I/O
Horizontal sync. The decoder begins outputting pixel
data for a new horizontal line after the falling (active)
edge of HSYNC.
VCLK
P177
I
Video clock. Clocks out data on input. VDATA(7:0).
Clock is typically 27 MHz.
VDATA(7:0)
P142.143.145.148
O
Video data bus. Byte serial CbYCrY data synchronous
150.152.154.155
With VCLK. At power-up, the decoder initially drives
VDATA. Any other device attached to the video bus must
be 3-stated when the decoder is powered-up. During
Boot-up, the decoder initializes to 3-state VDATA: but
For a brief period it drives VDATA.
VSYNC
P158
I/O
Vertical sync. Bi-directional, the decoder outputs the top
Border of a new field on the first HSYNC after the
falling Edge of VSYNC. VSYNC can accept vertical
synchronization or top/bottom field notification from an
external source. (VSYNC HIGH = bottom field. VSYNC
LOW = Top field)
IC Block Diagramm
IC Block diagram
Summary of Contents for DVP 01
Page 5: ...5 Block Diagramm Block diagram...
Page 20: ...Hauptplatte Main board Best ckte Platten Component boards 20...
Page 21: ...21 Best ckte Platten Component boards Hauptplatte Main board...
Page 22: ...22 Interne Steckverbindungen Internal connectors...
Page 23: ...23 Systemschaltbild System schematic diagram...
Page 24: ...24 Schaltbild Schematic diagram Anschlussbuchsen Terminals...
Page 25: ...25 Schaltbild Schematic diagram Netzteil 1 Power 1...
Page 26: ...26 Schaltbild Schematic diagram Netzteil 2 Power 2...
Page 27: ...27 Schaltbild Schematic diagram Bedienteilplatte Control board...
Page 28: ...28 Schaltbild Schematic diagram ATAPI Interface ATAPI interface...
Page 29: ...29 Schaltbild Schematic diagram Host Microcomputer Host microcomputer...
Page 30: ...30 Schaltbild Schematic diagram Host Microcomputer Memory Host microcomputer memory...
Page 31: ...31 Schaltbild Schematic diagram Host Microcomputer Reset Host microcomputer reset...
Page 32: ...32 Schaltbild Schematic diagram ZiVA Processor Interface ZiVA processor interface...
Page 33: ...33 Schaltbild Schematic diagram ZiVA Processor Memory ZiVA processor menory...
Page 34: ...34 Schaltbild Schematic diagram Video Decoder Video decoder...
Page 35: ...35 Schaltbild Schematic diagram DAC Audio DAC Audio...
Page 36: ...36 Schaltbild Schematic diagram Audio Audio...