background image

- 17 -

Port Name

Pin NO.

Type

Port Description

Parallel DVD/CD or Serial CD Interface

AREQUEST

P194

O

Audio request. Decoder asserts AREQUEST to indicate
that the audio input buffer has available space.

ADACK

P198

I

Audio data acknowledge.

DVD-DATA

P186-189

I

DVD parallel compressed data from DVD DSP. When

(7:4)

DVD DSP sends 32-bit words. It must write the MSB first

DVD-DATA3/

P185

I

Asserted HIGH indicates a corrupted byte. Decoder

CD-C2P0

keeps The previous valid picture on-screen until the next
valid Picture is decoded. This pin is shared with DVD
Compressed data DVD-DATA3.

DVD-DATA2/

P184

I

CD bit clock. Decoder accept multiple BCK rates. This pin

CD-BCK

Is shared with DVD compressed data DVD-DATA2.

DVD-DATA1/

P182

I

Programmable polarity 16-bit word synchronization to the

CD-LRCK

Decoder (right channel HIGH). This pin is shared with
DVD compressed data DVD-DATA1)

DVD-DATA0/

P180

I

Serial CD data. This pin is shared with DVD compressed

CD-DATA

Data DVD-DATA0

ERROR

P200

I

Error in input data. If ERROR signal is not available from
The DSP it must be grounded through a 4.7K resistor.

VDACK

P196

I

Video data acknowledge. Asserted when DVD data is
valid. Polarity is programmable.

VREQUEST

P191

O

Video request. Decoder asserts REQUEST to indicate
that The video input buffer has available space. Polarity
is Programmable

VSTROBE

P192

I

Video strobe. Programmable dual mode pulse.
Asynchronous and synchronous. In Asynchronous mode,
an external source pulses VSTROBE to indicate data is
ready for transfer. In synchronous mode VSTROBE
clocks data.

Video Output

HSYNC

P157

I/O

Horizontal sync. The decoder begins outputting pixel
data for a new horizontal line after the falling (active)
edge of HSYNC.

VCLK

P177

I

Video clock. Clocks out data on input. VDATA(7:0).
Clock is typically 27 MHz.

VDATA(7:0)

P142.143.145.148

O

Video data bus. Byte serial CbYCrY data synchronous

150.152.154.155

With VCLK. At power-up, the decoder initially drives
VDATA. Any other device attached to the video bus must
be 3-stated when the decoder is powered-up. During
Boot-up, the decoder initializes to 3-state VDATA: but
For a brief period it drives VDATA.

VSYNC

P158

I/O

Vertical sync. Bi-directional, the decoder outputs the top
Border of a new field on the first HSYNC after the
falling Edge of VSYNC. VSYNC can accept vertical
synchronization or top/bottom field notification from an
external source. (VSYNC HIGH = bottom field. VSYNC
LOW = Top field)

IC Block Diagramm

 IC Block diagram

Summary of Contents for DVP 01

Page 1: ...C Block Diagramme 10 18 Best ckte Platten 19 21 Interne Steckverbindungen 22 Schaltbilder 23 36 Explosionszeichnung 37 DVD PLAYER DVP 01 12 24V PAL NTSC 7 607 276 007 Table of Contents Page Controls 2...

Page 2: ...2 Bedienelemente 1 2 3 4 5 26 25 24 23 22 20 21 19 17 18 16 15 6 8 7 9 10 11 12 13 14 28 15 19 30 1 29 8 2 27 21 7 24 23 18 26 14 33 34 32 35 31 Controls...

Page 3: ...n Ausschalten des Ger tes 2 DISPLAY Taste zum Ein und Ausblenden der Status leiste auf dem Monitor 3 ANGLE Taste zur Auswahl einer Kameraperspektive 4 SUBTITLE Taste zur Auswahl von Untertiteln f r ei...

Page 4: ...essungen BxHxT 170 x 73 x 245 mm Masse ca 2 3 kg VIDEO AUDIO Fernsehsystem PAL NTSC Laser CLASS II DVD 650 nm CD VCD 780 nm Video Aufl sung PAL 720 Pixel hor x 576 Pixel vert NTSC 720 Pixel hor x 480...

Page 5: ...5 Block Diagramm Block diagram...

Page 6: ...power circuit Check T201 No 12 V Voltage Check F 201 Fuse Check DW 201 Check Q 202 Q 203 Q 205 Check Q 201 No 5 V Voltage Check Q 201 Output is 12 V No 9 V OUT Check IC 202 Check CZ 201 Check IC 201...

Page 7: ...rsuchplan Trouble shooting Power circuit B Push button is not good Check Switch button IF other button Check IC U 32 IF power button YES YES Check P 19 of IC U 32 is high YES Check IC 102 YES YES Chec...

Page 8: ...o response after press wire control key Fehlersuchplan Trouble shooting Check if the sensor IR output have a low when control Check Q 1 78L05 Output is 5 V Check the sensor Check Q 1 Check CR 1 Check...

Page 9: ...heck IC U 5 Check IC U 9 Check IC U 10 U 11 U 7 Check IC U 15 U 16 U 18 Check IC U 31 Check J 17 Check J 11 J 12 OK OK OK OK OK OK OK OK NO AUDIO Check IC U 23 Check J 15 J 16 Check J 11 OK Fehlersuch...

Page 10: ...10 IC Block Diagramm IC Block diagram 1 NC 11 VCC 2 SCK1 12 V OUTL 3 TEST 13 CAP 4 ML 14 BCKIN 5 MC 15 DIN 6 MD 16 LRCIN 7 RSTB 17 GND 8 ZERO 18 NC 9 VOUTR 19 VDD 10 AGND 20 DGND PCM 1720...

Page 11: ...9 P1 42 SLAVE 4 VAA 17 Y1 30 P2 43 CLK 5 COMP 18 Y2 31 P3 44 VDD3V 6 AGND 19 Y3 32 P4 45 GND 7 AGND 20 Y4 33 P5 46 VDD 8 CVBS B 21 Y5 34 P6 47 RESET 9 AGND 22 GND 35 P7 48 BLANK 10 CVBS G 23 VDD 36 GN...

Page 12: ...48 DT R 68 MCS2 88 AD5 9 S2 29 A10 49 DEN 69 MCS3 RFSH 89 GND 10 S1 30 A9 50 MCS0 70 GND 90 AD13 11 S0 31 A8 51 MCS1 71 RES 91 AD6 12 GND 32 A7 52 INT4 72 TMRIN1 92 VCC 13 X1 33 A6 53 INT3 INTA1 IRQ...

Page 13: ...O 3 VCC 25 I O 4 I O 26 I O 5 I O 27 I O 6 I O 28 I O 7 I O 29 I O 8 I O 30 GND 9 I O 31 I O 10 GND 32 I O 11 I O 33 I O 12 I O 34 I O 13 I O 35 VCC 14 I O 36 I O 15 VCC 37 I O 16 I O 38 I O 17 I O 39...

Page 14: ...1 AMADDR7 42 I_VSS 43 AMADDR8 44 AMADDR9 45 AMADDR10 46 AMADDR11 47 E_VDD 48 AMADDR12 49 E_VSS 50 AMADDR13 51 AMADDR14 52 PIO1 53 MDATA15 54 MDATA0 55 E_VDD 56 MDATA14 57 E_VSS 58 MDATA1 59 MDATA13 60...

Page 15: ...TA4 151 E_VSS 152 VDATA5 153 PIO7 154 VDATA6 155 VDATA7 156 PIO8 157 HSYNC 158 VSYNC 159 DA IEC 160 E_VDD 161 DA DATA0 162 E_VSS 163 DA DATA1 164 DA DATA2 165 DA DATA3 166 DA LRCK 167 DA BCK 168 I_VDD...

Page 16: ...he decoder for a read or write operation The falling edge of this signal Triggers the read or write operation DTACKSEL P189 I Tie HIGH to select WAIT signal LOW to select DTACK Signal Motorola 68k mod...

Page 17: ...sserted when DVD data is valid Polarity is programmable VREQUEST P191 O Video request Decoder asserts REQUEST to indicate that The video input buffer has available space Polarity is Programmable VSTRO...

Page 18: ...s UDQM P80 O SDRAM UDQM Audio Interface DA BCK P167 O PGM bit clock Divided by 8 from DA XCK can be either 48 or 32 times the sampling clock DA DATA P161 163 165 O PCM data our six channels Serial aud...

Page 19: ...Netzteilplatte Power adapter board Bedienteilplatte Front panel Best ckte Platten Component boards 19...

Page 20: ...Hauptplatte Main board Best ckte Platten Component boards 20...

Page 21: ...21 Best ckte Platten Component boards Hauptplatte Main board...

Page 22: ...22 Interne Steckverbindungen Internal connectors...

Page 23: ...23 Systemschaltbild System schematic diagram...

Page 24: ...24 Schaltbild Schematic diagram Anschlussbuchsen Terminals...

Page 25: ...25 Schaltbild Schematic diagram Netzteil 1 Power 1...

Page 26: ...26 Schaltbild Schematic diagram Netzteil 2 Power 2...

Page 27: ...27 Schaltbild Schematic diagram Bedienteilplatte Control board...

Page 28: ...28 Schaltbild Schematic diagram ATAPI Interface ATAPI interface...

Page 29: ...29 Schaltbild Schematic diagram Host Microcomputer Host microcomputer...

Page 30: ...30 Schaltbild Schematic diagram Host Microcomputer Memory Host microcomputer memory...

Page 31: ...31 Schaltbild Schematic diagram Host Microcomputer Reset Host microcomputer reset...

Page 32: ...32 Schaltbild Schematic diagram ZiVA Processor Interface ZiVA processor interface...

Page 33: ...33 Schaltbild Schematic diagram ZiVA Processor Memory ZiVA processor menory...

Page 34: ...34 Schaltbild Schematic diagram Video Decoder Video decoder...

Page 35: ...35 Schaltbild Schematic diagram DAC Audio DAC Audio...

Page 36: ...36 Schaltbild Schematic diagram Audio Audio...

Page 37: ...37 Explosionszeichnung Exploded view...

Page 38: ...upunkt GmbH Hildesheim nderungen vorbehalten Nachdruck auch auszugsweise Modification reserved Reproduction also by extract nur mit Quellenangabe gestattet only permitted with indication of sources us...

Reviews: