BBK DV963SM, Service Manual

Page: 13 / 43

KEY FEATURES
n n n n n
Single Power Supply Operation
– Read, program and erase operations from
2.7 to 3.6 volts
– Ideal for battery-powered applications
n n n n n
High Performance
– 65, 90 and 120 ns access time versions
n n
n n n
Ultra-low Power Consumption (Typical
Values At 5 Mhz)
– Automatic sleep mode current: 0.2 µA
– Standby mode current: 0.2 µA
– Read current: 7 mA
– Program/erase current: 15 mA
n n n n n
Flexible Sector Architecture:
– One 16 KB, two 8 KB, one 32 KB and
fifteen 64 KB sectors in byte mode
– One 8 KW, two 4 KW, one 16 KW and
fifteen 32 KW sectors in byte mode
– Top or bottom boot block configurations
available
n n n n n
Sector Protection
– Allows locking of a sector or sectors to
prevent program or erase operations
within that sector
– Sectors lockable in-system or via
programming equipment
– Temporary Sector Unprotect allows
changes in locked sectors (requires high
voltage on RESET# pin)
n n n n n
Fast Program and Erase Times
– Sector erase time: 0.7 sec typical for each
sector
– Chip erase time: 14 sec typical
– Byte program time: 9
µ
s typical
n n
n n
n
Unlock Bypass Program Command
– Reduces programming time when issuing
multiple program command sequences
n n n n n
Automatic Erase Algorithm Preprograms
and Erases Any Combination of Sectors
or the Entire Chip
n n
n n n
Automatic Program Algorithm Writes and
Verifies Data at Specified Addresses
n n
n n
n
Compliant With Common Flash Memory
Interface (CFI) Specification
– Flash device parameters stored directly
on the device
– Allows software driver to identify and use
a variety of different current and future
Flash products
Product Brief
Revision 1, March 2000
A[18:0]
1 9
C E #
O E #
R E S E T #
B Y T E #
W E #
8
7
DQ[7:0]
DQ[14:8]
D Q 1 5 / A - 1
R Y / B Y #
LOGIC DIAGRAM
n n n n n
Minimum 100,000 Write Cycles per Sector
n n
n n
n
Compatible With JEDEC standards
– Pinout and software compatible with
single-power supply Flash devices
– Superior inadvertent write protection
n n
n n
n
Data# Polling and Toggle Bits
– Provide software confirmation of
completion of program and erase
operations
n n
n n
n
Ready/Busy# Pin
– Provides hardware confirmation of
completion of program and erase
operations
n n
n n
n
Erase Suspend/Erase Resume
– Suspends an erase operation to allow
reading data from, or programming data
to, a sector that is not being erased
– Erase Resume can then be invoked to
complete suspended erasure
n n n n n
Hardware Reset Pin (RESET#) Resets the
Device to Reading Array Data
n n
n n
n
Space Efficient Packaging
– 44-pin PSOP, 48-pin TSOP and 48-ball
FBGA packages
HY29LV800
8 Mbit (1M x 8/512K x 16) Low Voltage Flash Memory