
EP100 AMD Embedded G-Series Processor EPIC Board with LVDS
20
Board and Pin Assignments
2.4.10
LVDS Connector (CN13)
This board has a 40-pin connector CN13
for LVDS LCD interface. It is strongly
recommended to use the matching JST SHDR-40VS-B 40-pin connector for LVDS
interface. Pin 1~6 VCCM can be set to +3.3V level or +5V level or +12V level by setting
JP10 or JP12 (see section 2.3.7).
18-bit single channel
Pin Signal
Pin Signal
1
VCCM
2
VCCM
3
VCCM
4
VCCM
5
VCCM
6
VCCM
7
N.C.
8
N.C.
9
GND
10
GND
11
N.C.
12
N.C.
13
N.C.
14
N.C.
15
GND
16
GND
17
N.C.
18
N.C.
19
N.C.
20
N.C.
21
GND
22
GND
23
Channel A D0-
24
N.C.
25
Channel A D0+
26
N.C.
27
GND
28
GND
29
Channel A D1-
30
N.C.
31
Channel A D1+
32
N.C.
33
GND
34
GND
35
Channel A D2-
36
Channel A CLK-
37
Channel A D2+
38
Channel A CLK+
39
GND
40
GND