449
11100B–ATARM–31-Jul-12
SAM4S Series [Preliminary]
25.15 Static Memory Controller (SMC) User Interface
The SMC is programmed using the registers listed in
. For each chip select, a set of 4 registers is used to pro-
gram the parameters of the external device connected on it. In
, “CS_number” denotes the chip select number.
16 bytes (0x10) are required per chip select.
The user must complete writing the configuration by writing any one of the SMC_MODE registers.
Table 25-6.
Register Mapping
Offset
Register
Name
Access Reset
0x10 x CS_ 0x00
SMC Setup Register
SMC_SETUP
Read-write
0x01010101
0x10 x CS_ 0x04
SMC Pulse Register
SMC_PULSE
Read-write
0x01010101
0x10 x CS_ 0x08
SMC Cycle Register
SMC_CYCLE
Read-write
0x00030003
0x10 x CS_ 0x0C
SMC Mode Register
SMC_MODE
Read-write
0x10000003
0x80
SMC OCMS MODE Register
SMC_OCMS
Read-write
0x00000000
0x84
SMC OCMS KEY1 Register
SMC_KEY1
Write once
0x00000000
0x88
SMC OCMS KEY2 Register
SMC_KEY2
Write once
0x00000000
0xE4
SMC Write Protect Mode Register
SMC_WPMR
Read-write
0x00000000
0xE8
SMC Write Protect Status Register
SMC_WPSR
Read-only
0x00000000
0xEC-0xFC
Reserved
-
-
-
Summary of Contents for SAM4S Series
Page 44: ...44 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 412: ...412 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 1105: ...1105 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 1143: ...1143 11100B ATARM 31 Jul 12 SAM4S Series Preliminary Figure 43 4 64 lead LQFP Package Drawing ...
Page 1145: ...1145 11100B ATARM 31 Jul 12 SAM4S Series Preliminary Figure 43 5 64 lead QFN Package Drawing ...