![Atmel SAM3S-EK User Manual Download Page 11](http://html1.mh-extra.com/html/atmel/sam3s-ek/sam3s-ek_user-manual_3003489011.webp)
Evaluation Kit Hardware
SAM3S-EK Development Board User Guide
4-3
11031A–ATARM–14-Dec-09
One NAND Flash MT29F2G08AADWP.
Figure 4-2.
NAND Flash
NCS0 chip select signal is used for NAND Flash chip selection. Furthermore, a dedicated jumper can
disconnect it from the on-board memories, thereby letting NCS0 free for other custom purpose.
4.3.3
Clock Circuitry
The clock generator of a SAM3S microcontroller is made up of:
A Low Power 32.768 Hz Slow Clock Oscillator with bypass mode.
A 3 to 20 MHz Crystal Oscillator, which can be bypassed (12 MHz needed in case of USB).
A factory programmed fast internal RC Oscillator. 3 output frequencies can be selected: 4 (default
value), 8 or 12 MHz.
A 60 to 130 MHz PLL (PLLB) providing a clock for the USB Full Speed Controller.
A 60 to 130 MHz programmable PLL (PLLA), capable to provide the clock MCK to the processor and
to the peripherals. The input frequency of PLLA is from 7.5 and 20 MHz.
The SAM3S-EK board is equipped with one 12 MHz crystal, optional Piezoelectric Ceramic Resonator
12 Mhz (Murata ref. CSTCE12M0G15L99-R0), one 32.768 Hz crystal and an external clock input con-
nector (optional, not populated by default).
Figure 4-3.
External Clock Source
The SAM3S chip internally generates the following clocks:
SLCK, the Slow Clock, which is the only permanent clock of the system
MAINCK, the output of the Main Clock Oscillator selection: either a Crystal Oscillator or a 4/8/12 MHz
Fast RC Oscillator
MT29F2G0
8
AADWP
PC7
PC6
PC5
PC4
PC
3
PC2
PC1
PC0
PC10
PC9
PC16
PC17
PC1
8
PC14
+
3
V
3
DGND
+
3
V
3
DGND
+
3
V
3
+
3
V
3
PC[0..
3
1]
{
3
,5,7}
MN
3
MN
3
WE
1
8
N.C6
6
VCC
3
7
CE
9
RE
8
N.C11
20
WP
19
N.C5
5
N.C1
1
N.C2
2
N.C
3
3
N.C4
4
N.C12
21
N.C1
3
22
N.C14
2
3
N.C15
24
R/B
7
N.C17
26
N.C1
8
27
N.C19
2
8
I/O0
29
N.C21
3
4
N.C22
3
5
V
SS
3
6
PRE
38
N.C2
3
3
9
VCC
12
V
SS
1
3
ALE
17
N.C
8
11
N.C7
10
N.C9
14
N.C10
15
CLE
16
N.C16
25
N.C20
33
I/O1
3
0
I/O
3
3
2
I/O2
3
1
N.C27
47
N.C26
46
N.C25
45
I/O7
44
I/O6
4
3
I/O5
42
I/O4
41
N.C24
40
N.C2
8
4
8
C27
100nF
C27
100nF
R15
47K
R15
47K
R21
47K
R21
47K
R16
47K
R16
47K
C29
1
u
F
C29
1
u
F
R19
0R
R19
0R
R22
DNP
R22
DNP
JP9
JP9
C2
8
100nF
C2
8
100nF
NOT POPULATED
DNP
XOUT
3
2
XIN
3
2
XIN
3
2
XOUT
3
2
PA7
PA
8
XIN
XOUT
PB
8
PB9
DGND
DGND
DGND
DGND
DGND
R
3
DNP
R
3
DNP
R6
DNP
R6
DNP
R9
DNP
R9
DNP
R1
DNP
R1
DNP
C
3
20pF
C
3
20pF
R4
0R
R4
0R
C4
20pF
C4
20pF
R2
49.9R 1%
R2
49.9R 1%
Y1
Y1
1
2
3
R
8
DNP
R
8
DNP
R7
DNP
R7
DNP
AT91
S
AM
3S
MN1
AT91
S
AM
3S
MN1
PA7_RT
S
0_PWMH
3
49
PA
8
_CT
S
0_AD12BTRG
4
8
PB
8
_XOUT
96
PB9_XIN
97
R11
0R
R11
0R
Y2
12MHz
Y2
12MHz
C1
20pF
C1
20pF
R10
DNP
R10
DNP
Y
3
3
2.76
8
KHz
Y
3
3
2.76
8
KHz
1
2
3
R5
0R
R5
0R
R12
0R
R12
0R
J1
J1
1
2
3
5
4
C2
20pF
C2
20pF