55
English
Z170 Extreme3
tCKE
Conigure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
tRDRD_sg
Conigure between module read to read delay.
tRDRD_dg
Conigure between module read to read delay.
tRDRD_dr
Conigure between module read to read delay.
tRDRD_dd
Conigure between module read to read delay.
tRDWR_sg
Conigure between module read to write delay.
tRDWR_dg
Conigure between module read to write delay.
tRDWR_dr
Conigure between module read to write delay.
tRDWR_dd
Conigure between module read to write delay.
tWRRD_sg
Conigure between module write to read delay.
tWRRD_dg
Conigure between module write to read delay.
tWRRD_dr
Conigure between module write to read delay.
tWRRD_dd
Conigure between module write to read delay.
