
English
44
tWRWR_dg
Conigure between module write to write delay.
tWRWR_dr
Conigure between module write to write delay.
tWRWR_dd
Conigure between module write to write delay.
Round Trip Timing
RTL Init Value
Conigure round trip latency init value for round trip latency training.
IO-L Init Value
Conigure IO latency init value for IO latency training.
RTL (CH A)
Conigure round trip latency for channel A.
RTL (CH B)
Conigure round trip latency for channel B.
IO-L (CH A)
Conigure IO latency for channel A.
IO-L (CH B)
Conigure IO latency for channel B.
IO-L Ofset (CH A)
Conigure IO latency ofset for channel A.
IO-L Ofset (CH B)
Conigure IO latency ofset for channel B.
RFR Delay (CH A)
Conigure RFR Delay for Channel A.
RFR Delay (CH B)
Conigure RFR Delay for Channel B.
Summary of Contents for H310CM-DVS
Page 1: ......
Page 19: ...English 14 4 5 3...
Page 21: ...English 16 2 2 Installing the CPU Fan and Heatsink 1 2 C P U _ F A N...
Page 23: ...English 18 1 2 3...