Analog Devices EVAL-ADAU1772Z, User Manual

Page: 17 / 29

UG-477 Evaluation Board User Guide
Rev. A | Page 16 of 28
EVALUATION BOARD SCHEMATICS AND ARTWORK
A
na
lo
g
In
pu
t 0
A
na
lo
g
In
pu
t 1
Ste
re
o
A
na
lo
g
In
pu
ts
2&
3
M
on
o
D
iff
er
en
tia
lO
ut
pu
t
Rig
ht
M
on
o
D
iff
er
en
tia
lO
ut
pu
t
Le
ft
S
el
fb
oo
t
O
N
O
FF
APP
LY
SH
U
N
T
FO
R
/P
D
ST
ER
EO
O
U
TP
U
T
C
6
0
.10
u
F
C
3
22
pF
C
5
22
pF
C
1
1
0
.10
u
F
C
1
4
0
.10
u
F
C
1
2
0
.10
u
F
C
7
0
.10
u
F
C
3
6
10
u
F
C
3
5
10
u
F
R
4
1
49
k9
C
3
3
O
P
E
N
J1
8
R
4
7
49
k9
C
3
8
O
P
E
N
J2
0
R
5
2
49
k9
C
4
3
O
P
E
N
R
5
5
49
k9
C
4
6
O
P
E
N
J2
2
R
5
3
0
R
0
0
R
5
4
0
R
0
0
R
4
2
0
R
0
0
R
4
8
0
R
0
0
R
4
4
2
k0
0
R
4
5
2
k0
0
C
3
4
2
.2
u
F
C
3
7
2
.2
u
F
C
1
3
0
.10
u
F
J1
9
J2
1
R
5
7
49
k9
R
5
6
49
k9
J2
3
R
4
9
O
PE
N
R
5
1
O
PE
N
R
4
3
O
PE
N
R
4
6
O
PE
N
1
A
0
2
A
1
3
A
2
4
G
ND
8
V
C
C
7
W
P
6
S
C
L
5
S
D
A
U
2
M
24
C
32
-F
C
2
5
0
.10
u
F
J8
J1
2
C
9
0
.10
u
F
S
2
S
PD
T
R
2
4
10
k0
R
2
O
PE
N
C
4
2
10
u
F
R
3
100
R
C
3
9
1
.0
u
F
R
1
0
1
k0
0
J1
3
J1
6
J1
7
J1
1
R
5
0
2
k0
0
J1
5
C
1
6
10
u
F
C
1
8
10
u
F
Y1 12
.288
M
Hz
R
4
33
R
2
C
4
0
2
.2
u
F
T
P5
1
S
D
A
/C
O
U
T
2
S
C
L/
CC
LK
3
A
D
D
R
1
/C
D
A
TA
4
A
D
D
R
0
/C
LA
TC
H
5
S
E
LF
B
OO
T
6
M
IC
B
IAS
0
7
M
IC
B
IAS
1
8
A
IN
0
R
E
F
9
A
IN0
10
AVD D
11
AG ND
1
3
A
IN
1
R
E
F
1
4
A
IN1
1
5
A
IN
2
R
E
F
1
6
A
IN2
1
2
C
M
1
7
A
IN
3
R
E
F
1
8
A
IN3
19
AVD D
20
AG ND
23
AG ND
24
AVD D
2
1
H
PO
U
TL
N
/L
O
U
T
LN
2
2
H
PO
U
TL
P/
LO
U
TL
P
2
5
H
PO
U
TR
N
/L
O
U
TR
N
2
6
H
PO
U
TR
P/
LO
U
TR
P
2
7
PD
40
IO VD D
28
RE G_ OU T
30
DG ND
3
1
LR
C
LK
/M
P
3
3
2
B
C
LK
/M
P2
3
3
D
A
C
_
S
D
A
T
A
/M
P0
3
4
A
D
C
_
S
D
A
TA
0
/PD
M
O
U
T
/M
P1
3
8
X
T
A
LO
3
9
X
T
A
LI
/M
C
LK
IN
3
5
A
D
C
_
S
D
A
TA
1
/C
LK
O
U
T
/M
P
6
3
6
D
M
IC
2_3
/M
P5
3
7
D
M
IC
0_1
/M
P4
29
DV DD
41
EP
U
1
A
D
A
U
1772
Q
FN
1
2
3 6
5
4
1
2
1
1
1
0
7
8
9
S
7
4
PD
T
_
S
LI
D
E
_
BB
M
R
1
3
0
R
0
0
R
1
2
0
R
0
0
R
1
1
0
R
0
0
R
9
0
R
0
0
C
1
5
O
PE
N
C
4
O
PE
N
+ C45
470u F
+
C44
470u F
C
1
7
10
u
F
C
1
9
10
u
F
C
1
47
.0
u
F
C
2
47
.0
u
F
C
8
47
.0
u
F
C
1
0
47
.0
u
F
R
5
33
R
2
R
6
33
R
2
R
7
33
R
2
R
8
33
R
2
C
4
1
10
u
F
B
A
J1
4
M
IC
B
IAS
0
M
IC
B
IAS
0
IO
V
D
D
S
C
L/
CC
LK
S
D
A
/C
O
U
T
M
IC
B
IAS
0
M
IC
B
IAS
1
S
D
A
/C
O
U
T
S
C
L/
CC
LK
A
D
D
R
1
/C
D
A
TA
A
D
D
R
0
/C
LA
TC
H
A
D
C
_
S
D
A
T
A
1
/C
LK
O
U
T
/M
P6
E
X
T_
M
C
LK
M
IC
B
IAS
1
LE
FT
_
IN
R
IG
H
T_
IN
LE
FT
_
IN
R
IG
H
T_
IN
D
V
D
D
IO
V
D
D
IO
V
D
D
D
M
IC
_0_
1
D
M
IC
_2_
3
IO
V
D
D
A
IN
2
P
A
IN
3
P
A
IN
2
P
A
IN
3
P
LR
C
LK
/M
P
3
B
C
LK
/M
P2
D
A
C
_
S
D
A
T
A
/M
P0
A
D
C
_
S
D
A
T
A
0
/PD
M
O
U
T
/M
P1
B
R
D
_
R
E
S
E
T
V
D
D
1772_ IO VD D
R
E
G
D
V
D
D
11023- 049
Figure 50. EVAL-ADAU1772Z Evaluation Board Schematic—Digital and Analog I/O, Master Clock Generation