background image

EVAL-AD7766/AD7767 

Preliminary Technical Data

Connect the CED and the evaluation board together via the 96­

way connector. 

Apply power to the CED via the supplied ac transformer. 
The USB cable can then be connected between the PC and the 

CED. 

If it is the first time that the CED has been connected to the PC, 
the PC will automatically find the new device and will identify 
it. Follow the onscreen instructions that appear automatically. 
This installs the drivers for the CED on the PC. 

RUNNING THE SOFTWARE  

To launch the software, from the 

Analog Devices

 menu select 

the 

AD7766 

submenu, then click on

AD7766. 

Figure 6 displays 

the main software window. The main function of this window is 
to allow you to read a predetermined number of samples from 
the evaluation board and display them in both the time and 
frequency domain. The screen can be divided into three main 
sections. 

The top portion of the screen contains the control buttons. The 
control buttons allow you to take samples, program the board, 
and to exit the program.  

Control Buttons 

Clicking the 

Program Board

 button programs the CED to 

operate with the AD7766/AD7767 evaluations board. This 
enables all the required signals that are to be generated to run 
the AD7766/67 device. Prior to taking samples the AD7766/67 
device the user must provide a SYNC/PD pulse to the 
AD7766/67 device. Press the 

Sync / Power Down

 button so that 

the AD7766/67 device is set-up to sample. This process must be 
followed each time the CED is powered up. Following the 
SYNC/PD samples can be acquired from the AD7766/67 device. 

The 

Exit

 button quits the program. 

The 

Sample 

button instructs the CED to take the required 

number of samples at the required throughput rate from the 
evaluation board. The AD7766/AD7767 evaluation board runs 
using a 1.024MHz MCLK. You can choose the sampling 
frequency up to this rate by setting the MCLK frequency on the 
AD7766/67 front panel. Please note though that the MCLK 
frequency supplied by the CED board is not controlled by the 
MCLK setting on the software front panel, it is set constant to 
1.024Mhz. However if an an external MCLK signal is applied 
the MCLK control on the front panel may be used so that all the 
frequency calculations from the results of the samples are scaled 

correctly. 

The number of samples to be taken is set using the 

Num 

Samples

 controls. The SCLK frequency is set at 20MHz and is 

used to transfer all data from the AD7766/AD7767 device to 
the CED board this SCLK frequency is constant. Note that the 
SCLK will only run when the 

Sample

 or 

Continuous

 buttons 

have been clicked. The samples taken are uploaded and 
displayed. An FFT and/or histogram can be calculated and 
displayed. 

The 

Continuous 

button instructs the software to repeat the 

sampling process indefinitely until you click 

Stop.

 (The 

Continuous

 button switches to 

Stop

 when clicked). While the 

software is continuously sampling data, the other control 
buttons are disabled except the 

Stop

 button. Please note that 

there is a certain delay (associated with data transfer on the USB 
link) which means that the data shown in Continuous mode is 
not sequential data. The mode is designed so that the user can 
see multiple sets of samples without having to constantly click 
the Sample button. 

Digital Storage Oscilloscope 

The middle section of the screen is a digital storage oscilloscope 
(DSO) that allows you to display a waveform, a histogram or an 
FFT. When samples are uploaded from the CED they are 
displayed here. 

At the bottom left of the graph are the zoom options. These 
allow you to zoom in and out to get a closer look at a sample, if 
required. The right-hand side of the middle section contains 
information about the samples taken, for example, minimum/ 
maximum, the spread, the standard deviation, and the mean.  

Fast Fourier Transform or Histogram 

The lower section of the window is also a digital storage 
oscilloscope (DSO) that allows you to display a waveform, a 
histogram, or an FFT. The FFT (the default option) is typically 
used for examining the ADC’s performance in the frequency 
domain while the histogram gives an indication of the ADC’s 
performance in response to dc inputs. The option displayed can 
be changed by clicking on the 

Waveform

Histogram

, and 

FFT 

buttons. The right-hand side of the lower section contains 
information about the samples taken, for example, ac 
specifications. 

Rev. PrA | Page 8 of 20 

Summary of Contents for EVAL-AD7766

Page 1: ...onjunction with this data sheet when using the evaluation board Rev PrA Evaluation boards are only intended for device evaluation and not for production purposes Evaluation boards are supplied as is and without warranties of any kind express implied or statutory including but not limited to any implied warranty of merchantability or fitness for a particular purpose No license is granted by implica...

Page 2: ...ware 3 Power Supplies 3 Link Options 3 Sockets 6 Connectors 6 Operating with the CED 6 REVISION HISTORY 6 07 Revision PrA Evaluation Board Software 7 Installing the Software 7 Setting Up the CED 7 Running the Software 8 Evaluation Board Schematics and Artwork 10 Bill of Materials 15 Ordering Guide 20 ESD Caution 20 Rev PrA Page 2 of 20 ...

Page 3: ... This link option is used to select the source of the V voltage which is used to power the evaluation board B When using the ADA4841 amplifiers the evaluation board must be supplied with a 7 5V at the V terminal at J12 A V is supplied from the CED through the 96 way connector Do not use this option when using the ADA4841 1 amplifiers In the case of use of the AD8021 amplifers LK1 may be set to A a...

Page 4: ...e the 5V output of the crystal to 2 5V as per the VDRIVE voltage default on the AD7766 67 evaluation board C Applies the 1 024Mhz MCLK signal created by the CED board to be applied to the AD7766 67 MCLK pin Enables the AD7766 67 device to operate at the maximum output data rate SL6 Routes the Serial Data Output SDO to the CED board or the SMB connector J9 B A Routes the SDO signal to J9 the SMB co...

Page 5: ...n the AD7766 67 board Also ensure that the resistive link R39 underside of the PCB is shorted B Selects the 5V output of the ADP3330 5 device U10 C Allows the user to apply an external common mode voltage using the SMB connector J15 marked EXT_CMODE D Setting the link to position D allows the user to take the common mode for the ADA4841 1 amplifiers directly from the reference supply output of U5 ...

Page 6: ... of an external CS input SYNC PD J10 Subminiature BNC socket allowing application of an external SYNC PD input The SYNC PD pin can be controlled using an external source or using the software front panel button or otherwise through the hardware button marked S2 SDI J6 Subminiature BNC socket for an external SDI input DRDY J11 Subminiature BNC socket for an external DRDY input CONNECTORS There are ...

Page 7: ... that the CED is correctly recognized when connected to the PC SETTING UP THE CED This section describes how the evaluation board the CED and the software should be set up to begin using the complete system Install the AD7766 AD7767 evaluation board software Load the AD7766 67 Evaluation Software CD The destination directory can be chosen using the default clicking Next as shown in Figure 1 Figure...

Page 8: ... if an an external MCLK signal is applied the MCLK control on the front panel may be used so that all the frequency calculations from the results of the samples are scaled correctly The number of samples to be taken is set using the Num Samples controls The SCLK frequency is set at 20MHz and is used to transfer all data from the AD7766 AD7767 device to the CED board this SCLK frequency is constant...

Page 9: ...Preliminary Technical Data EVAL AD7766 AD7767 Figure 6 AD7766 AD7767 Main Window Rev PrA Page 9 of 20 ...

Page 10: ...ata EVALUATION BOARD SCHEMATICS AND ARTWORK AD7766 AD7767 schematics silkscreen and layout can be found in Figure 7 to Error Reference source not found 1 Figure 7 AD7766 AD7767 Evaluation Board Circuit Diagram Page 1 of 5 Rev PrA Page 10 of 20 ...

Page 11: ...Preliminary Technical Data EVAL AD7766 AD7767 1 Figure 8 AD7766 AD7767 Evaluation Board Circuit Diagram Page 2 of 5 Rev PrA Page 11 of 20 ...

Page 12: ...EVAL AD7766 AD7767 Preliminary Technical Data A1 Figure 9 AD7766 AD7767 Evaluation Board Circuit Diagram Page 3 of 5 Rev PrA Page 12 of 20 ...

Page 13: ...Preliminary Technical Data EVAL AD7766 AD7767 Figure 10 AD7766 AD7767 Evaluation Board Circuit Diagram Page 4 of 5 Rev PrA Page 13 of 20 ...

Page 14: ...EVAL AD7766 AD7767 Preliminary Technical Data 1 Figure 11 AD7766 AD7767 Evaluation Board Circuit Diagram Page 5 of 5 Rev PrA Page 14 of 20 ...

Page 15: ... 1uF 10uF 10uF 10nF 100uF 10uF 1nF 100pF 0 1uF 0 1uF 1nF 0 1uF 0 1uF 0 1uF 603 603 603 CAP TAJ_B 603 603 603 603 603 603 603 603 603 CAP TAJ_B 603 603 603 603 603 603 603 R1W 805 CAP TAJ_B CAP TAJ_B 603 603 603 402 603 603 603 603 CAP TAJ_B 603 805 CAP TAJ_B CAP TAJ_B 603 CAP TAJ_B CAP TAJ_B 603 402 603 603 603 603 603 603 FEC 8820040 FEC 753567 FEC 753567 FEC 197427 Do Not Insert FEC 753567 FEC 7...

Page 16: ...AP TAJ_B CAP TAJ_B 603 603 CAP TAJ_B CAP TAJ_B CAP TAJ_B CAP TAJ_B CAP TAJ_B 603 603 603 CAP TAJ_B CAP TAJ_B CAP TAJ_B CAP TAJ_B CAP TAJ_B 603 603 CAP TAJ_B CAP TAJ_B CAP TAJ_A 402 603 603 603 CAP TAJ_B CAP TAJ_A 603 603 603 CAP TAJ_B CAP TAJ_B CAP TAJ_B CAP TAJ_B 603 CAP TAJ_B 603 402 603 603 603 CAP TAJ_B 603 603 CAP TAJ_B 603 603 603 603 FEC 753567 FEC 197 427 FEC 197 427 FEC 753567 FEC 753567 ...

Page 17: ...TAJ_B 603 CAP TAJ_B CAP TAJ_B 603 CAP TAJ_B CAP TAJ_B DO 214AA DO 214AA EMC_FILTER EMC_FILTER EMC_FILTER EMC_FILTER EMC_FILTER NFM61R NFM61R EMC_FILTER NFM61R NFM61R NFM61R DIN41612 96 SMA CON POWER XLR FEMALE SMA SMA SMA SMA PROBE SMA PROBE CON POWER3 CON POWER SMA 603 603 R0603 R0603 603 R0603 603 R0603 R0603 R0603 JUMPER_2_SWAP_AB JUMPER_2_SWAP_AB JUM_2_SWP_INV_AB 603 603 FEC 197427 FEC 753567 ...

Page 18: ...ot insert R28 RES 0r 603 Do Not insert R30 RES 0r 603 FEC 9331662 R31 RES 51r 1 603 FEC 4627623 R32 RES 51r 1 603 FEC 4627623 R33 RES 10k R0603 FEC 9330399 R34 RES 0r 603 Do not insert R35 RES 10k 0 01 R0603 FEC 9330399 R36 RES 0r 603 Do Not Insert R37 RES 0r 603 FEC 9331662 R38 RES 0r 603 FEC 9331662 R39 RES 0r R0402 Do not insert R40 RES 10k 0 01 R0603 FEC 9330399 R41 RES 0r 603 FEC 9331662 R42 ...

Page 19: ...G3301 ADP3330 ADP3330 ADP3330 ADP3330 7408 NC7S08 OSC 8DIP N A 1MHz SO8NB SC70 4 LARGE_PIN_2 SO8NB SOT23 6 SOT23 6 SOT23 6 SOT23 6 SOT23 6 SOT23 6 TSSOP 14 SOT23 5 OSC_DIP8 ADA4841 1YRZ ADM6711ZAKSZ ADR445ARZ ADP3330ARTZ 5 L8B Do not insert ADP3330ARTZ 2 5 L1B ADP3330ARTZ 2 5 L1B ADP3330ARTZ 5 L8B ADP3330ARTZ 2 5 L1B FEC 1102978 Do not insert Digikey CTX180 ND Rev PrA Page 19 of 20 ...

Page 20: ...2EDZ U1 EVAL CED1Z U1 Z RoHS Compliant Part AD7766 Evaluation Board AD7766 1 Evaluation Board AD7766 2 Evaluation Board AD7767 Evaluation Board AD7767 1 Evaluation Board AD7767 2 Evaluation Board Converter Evaluation Development Board 2007 Analog Devices Inc All rights reserved Trademarks and registered trademarks are the property of their respective owners EB06937 0 7 07 PrA Rev PrA Page 20 of 20...

Reviews: