background image

Evaluation Board User Guide 

UG-073

 

Rev. 0 | Page 5 of 

12

 

Clock Circuitry 

By default, the evaluation board is set up to have a clock  
input on J10 that is distributed on the evaluation board via the 
clock distribution IC 

AD9512

. One output of the AD9512 is 

configured to be used as a DAC clock input and a data clock 
input for the AD911x or AD971x while another one is intended 
to the data generation synchronization of the DPG2. For proper 
operation, the clock sent to the DPG2 evaluation board should 
be configured to be twice the frequency of the clock sent to the 
DUT (see Figure 4). 

The evaluation board can also be set up to use an on-board 
oscillator or a clock without using the clock distribution IC by 
changing jumper settings. This set up cannot be used with the 
DPG2 as it requires a data pattern generation board capable of 
synchronizing to both edges of the clock input.  

Table 2. Clock Jumpers 

Clock Source 

External Clock and 
AD9512 Default 

External Clock 

DAC Clock Input 

OUT0 from 

AD9512

 

External clock 

DAC Data Clock Input 

OUT0 from 

AD9512

 

External clock 

DPG2 Clock Output 

OUT2 from 

AD9512

 

External clock 

S5 – Clock 

input 

J10 Clock 

input 

– 

R64 On On 
R65 On Off 
R66 Off On 
R67 On On 
R34 On On 
R110 Off  On 
R122 On

1

 On 

1

Required for the AD9512

 

DAC Full-Scale Adjust/Auxiliary DAC Output 

The AD911x and AD971x full-scale current output can be 
adjusted by changing the I and Q R

SET

 resistor values. These 

resistors can be either external or internal to the AD911x or 
AD971x (see the 

AD9114/AD9115/AD9116/AD9117

 or 

AD9714/ AD9715/AD9716/AD9717

 data sheets.)  

By default, the AD911x and AD971x are configured to use 
external resistors to set the DAC full-scale current. By default, 
the AD971x jumpers are populated to have both DACs set for  
a 2 mA output current while the AD911x DACs are set for a 
20 mA output. Alternatively, the on-chip IR

SET

 and QR

SET

 

resistors can be used by setting the corresponding enable bit 
and xR

SET

 register value in the SPI software (see Section VI in 

the SPI  section). 

On the evaluation board, three jumpers for each DAC select the 
configuration and maximum DAC current as shown in Table 3

Table 3. DAC Current Full-Scale Jumpers 

DACI DACQ 

Jumper 
Setting 

Full-Scale Current 

Jumper 
Setting 

Full-Scale Current

JP9 On 
JP8 Off 
JP7 Off 

AD971x : 4 mA 
AD911x: 20 mA 

JP20 On 
JP16 Off 
JP21 Off 

AD971x : 4 mA 
AD911x: 20 mA 

JP9 Off 
JP8 On 
JP7 Off 

AD971x : 2 mA 
AD911x: 16 mA 

JP20 Off 
JP16 On 
JP21 Off 

AD971x : 2 mA 
AD911x: 16mA 

JP9 Off 
JP8 Off 
JP7 On 

AD971x : 1 mA 
AD911x: 8 mA 

JP20 Off 
JP16 Off  
JP21 On  

AD971x : 1 mA 
AD911x: 8 mA 

JP9 Off 
JP8 Off 
JP7 Off 

AD971x:1 to 4 mA 
AD911x: 8 to 20 mA 
depending on IR

SET

 

register value 

JP20 Off 
JP16 Off 
JP21 Off 

AD971x:1 to 4 mA
AD911x: 8 to 2 mA
depending on 
QR

SET

 register value

Auxiliary DAC Outputs 

If the AD911x or AD971x is configured to use the internal xR

SET

 

resistors, the evaluation board can be configured to output the 
auxiliary DACs voltages on SMA connectors (see Table 4). 

Table 4. Auxiliary DAC Configuration Jumpers 

Jumper Setting 

Additional Setting 

JP9 Off; JP8 Off 
JP7 Off; JP12 On 
JP90 On 

R97 < 2 kΩ 
S9 voltage = AUXI current × R97 

JP20 Off; JP16 Off 
JP21 Off; JP77 On 
JP91 On 

R100 < 2 kΩ 
S10 voltage = AUXQ current × R100 

The main use of the AUX DACs is to provide a simple way to 
perform LO suppression so that it does not interfere with the 
performance of the part, especially at lower IF frequencies. A 
more detailed description and instructions on how to calibrate 
the AUX DACs appropriately are found in the SPI section. 

Evaluation Board Hardware Setup for Auxiliary DACs 

Follow these steps to set up the evaluation board hardware for 
auxiliary DACs:  

1.

 

Enable internal bias resistors and remove external jumpers. 

2.

 

Leave JP3, JP25, JP27, and JP28 unsoldered. 

3.

 

Connect the AUX DACs with a fly wire as follows: 

 

TP1 and TP44 (AUX1 DAC) 

 

TP17 and TP45 (AUX2 DAC) 

Analog Outputs 

The evaluation board provides the option to evaluate the DAC 
analog output in a variety of ways: direct DAC output (default), 
buffered single-ended output, or high frequency output via 
quadrature modulator. Changing the setting of a few jumpers 
allows choosing among these options. 

Summary of Contents for AD911 Series

Page 1: ...ncluding register defin itions The DPG2 user guide is also available for assistance with vector generation and loading GENERAL DESCRIPTION This user guide describes the AD911x and AD971x evaluation boards which provide all of the support circuitry required to operate the AD911x and AD971x in their various modes and configurations The application software used to interface with the devices is also ...

Page 2: ... Description 1 Revision History 2 Evaluation Board Hardware 3 Power Supplies 3 Clock Signals 3 Input Signals 3 Output Signals 4 Default Operation and Jumper Selection Settings 4 Evaluation Board Software Quick Start Procedures 7 Configuring the Board 7 Using the Software for Testing 7 ESD Caution 12 REVISION HISTORY 3 10 Revision 0 Initial Version ...

Page 3: ...isted TP5 AVDD TP12 TP24 CVDD and TP13 TP8 DVDD with grounds at TP6 TP14 TP23 TP4 and TP9 All voltages should show a reading of around 3 3 V with the factory default jumper settings as mentioned These voltages can be changed to 1 8 V by switching JP22 JP26 JP29 JP88 and JP89 to shunt Pin 2 and Pin 3 Alternatively external power supplies can be used to supply the AD911x or AD971x and its supporting...

Page 4: ...rs JP22 JP26 JP29 JP88 and JP89 see Figure 2 Alternatively external power supplies can supply all the on board components The choice between internally or externally regulated power supplies can be done individually per power supply by two position jumpers JP6 JP10 JP54 JP15 and JP78 see Figure 2 These regulated voltages are then connected to on board filters to be used by the components on board ...

Page 5: ...the SPI software see Section VI in the SPI section On the evaluation board three jumpers for each DAC select the configuration and maximum DAC current as shown in Table 3 Table 3 DAC Current Full Scale Jumpers DACI DACQ Jumper Setting Full Scale Current Jumper Setting Full Scale Current JP9 On JP8 Off JP7 Off AD971x 4 mA AD911x 20 mA JP20 On JP16 Off JP21 Off AD971x 4 mA AD911x 20 mA JP9 Off JP8 O...

Page 6: ... Load Resistor Default On Chip Load Resistors R57 R50 On Off JP32 JP33 JP34 JP35 Off On RLOAD Load Resistor R57 for IDAC R50 for QDAC 62 5 Ω for AD911x 500 Ω for AD971x In the load mode configuration proposed the output voltage for each DAC can be calculated using the formula VOUTPUT RLOAD IOUT Pin Mode The AD971x and AD911x evaluation boards have the capability to function in pin mode This bypass...

Page 7: ...dividers for the data clock going to the DPG2 and for the clock going to the DAC The divider ratio for the DAC clock should be double the ratio for the data clock as shown in Figure 4 08698 004 Figure 4 AD9512 Clock Divider Setting The clock going to the DAC should be no greater than 125 MHz When the AD9512 configuration is complete verify the clock frequency output to the DPG2 in Figure 3 The fre...

Page 8: ...priate codes in the SPI Settings for the external shunts are listed in the Analog Outputs section To use the internal bias resistors see the SPI section for information on the settings that must be changed to fully enable and set these resistors SPI Software The SPI software consists of various small sections which are described here as they relate to the evaluation board Once the setting of the p...

Page 9: ... DAC Set internal IRCM and QRCM values Set I Q auxiliary DAC code Set internal IGAIN and QGAIN values Section X Section VIII This section of the SPI configures the INL DNL calibration of the main DAC This section of the SPI configures the retimer of the DUT as follows Automatic or manual retimer selection Readback or setting of retimer phase 08698 007 SECTION I SECTION III SECTION IV SECTION V SEC...

Page 10: ...re shown in Table 8 Table 8 Internal Resistor Options and SPI Code IRSET QRSET Value Code 16 kΩ 000000 default 32 kΩ 011111 8 kΩ 100000 16 kΩ 111111 Using the AUX DACs For LO Suppression To completely suppress the LO when using the modulator in the signal chain automatic VIs can be used to sweep the codes for all of the range and offset settings of the DAC Section IX of Figure 7 contains all of th...

Page 11: ...3 J14 J19 and J23 which removes the resistors from the parallel connection with 1 kΩ 100 Ω at the input of the modulator to measure the individual resistances of those components Check if the resistance values are still incorrect and if so change out for the appropriate values listed above If not try resoldering the jumpers and test again to make sure there was not a problem with the previous conn...

Page 12: ...REQ 19 93MHz 105 08MHz 16 25dBm 33 15dBm EXT REF DC COUPLED 1 2 Figure 9 DAC Output Spectrum ESD CAUTION Evaluation boards are only intended for device evaluation and not for production purposes Evaluation boards are supplied as is and without warranties of any kind express implied or statutory including but not limited to any implied warranty of merchantability or fitness for a particular purpose...

Reviews: