background image

EVAL-AD5317RDBZ User Guide 

UG-970 

 

Rev. A | Page 7 of 13 

EVALUATION BOARD SCHEMATICS AND ARTWORK 

EVAL-MBnanoDAC-SDZ

 MOTHERBOARD 

EXT_VDD

VLOGIC

GND

EXT_VSS

SDP

STANDARD

CONNECTOR

PARALLEL

PORT

SPORT

SPI

I2C

GENERAL

INPUT/OUTPUT

TIMERS

*NC ON BLACKFIN SDP

120

NC

119

NC

118

GND

117

GND

116

VIO(+3.3V)

115

GND

114

PAR_D22*

113

PAR_D20*

112

PAR_D18*

111

PAR_D16*

110

PAR_D15

109

GND

108

PAR_D12

107

PAR_D10

106

PAR_D8

105

PAR_D6

104

GND

103

PAR_D4

102

PAR_D2

101

PAR_D0

100

PAR_WR

99

PAR_INT

98

GND

97

PAR_A2

96

PAR_A0

95

PAR_FS2

94

PAR_CLK

93

GND

92

SPORT_RSCLK

91

SPORT_DR0

90

SPORT_RFS

89

SPORT_TFS

88

SPORT_DT0

87

SPORT_TSCLK

86

GND

85

SPI_SEL_A

84

SPI_MOSI

83

SPI_MISO

82

SPI_CLK

81

GND

80

SDA_0

79

SCL_0

78

GPIO1

77

GPIO3

76

GPIO5

75

GND

74

GPIO7

73

TMR_B

72

TMR_D

71

CLK_OUT

70

NC

69

GND

68

NC

67

NC

66

NC

65

WAKE

64

SLEEP

63

GND

62

UART_TX

61

BMODE1

60

RESET_IN

59

UART_RX

58

GND

57

RESET_OUT

56

EEPROM_A0

55

NC

54

NC

53

NC

52

GND

51

NC

50

NC

49

TMR_C*

48

TMR_A

47

GPIO6

46

GND

45

GPIO4

44

GPIO2

43

GPIO0

42

SCL_1

41

SDA_1

40

GND

39

SPI_SEL1/SPI_SS

38

SPI_SEL_C

37

SPI_SEL_B

36

GND

35

SPORT_INT

34

SPI_D3*

33

SPI_D2*

32

SPORT_DT1

31

SPORT_DR1

30

SPORT1_TDV*

29

SPORT0_TDV*

28

GND

27

PAR_FS1

26

PAR_FS3

25

PAR_A1

24

PAR_A3

23

GND

22

PAR_CS

21

PAR_RD

20

PAR_D1

19

PAR_D3

18

PAR_D5

17

GND

16

PAR_D7

15

PAR_D9

14

PAR_D11

13

PAR_D13

12

PAR_D14

11

GND

10

PAR_D17*

9

PAR_D19*

8

PAR_D21*

7

PAR_D23*

6

GND

5

USB_VBUS

4

GND

3

GND

2

NC

1

VIN

J10

1

A0

2

A1

3

A2

4

VSS

8

VCC 7

WP 6

SCL 5

SDA

U3

24LC32

R2

100kΩ

R3

100kΩ

R4

DNP

DGND

AGND

L1

BEAD

R1

1.6Ω

+

C11

4.7µF

C10

0.1µF

+

C7

10µF

1

VIN

2

GND

3

EN

4

NC

5

VOUT

U2

ADP121-AUJZ33

C3

1µF

C4

1µF

C

B

A

LK5

J6-1

J6-2

C5

0.1µF

+

C6

10µF

A

B

LK6

J5-1

J5-2

J5-3

C2

0.1µF

+

C1
10µF

A

B

LK7

R7

100Ω

R5

100Ω

R6

100Ω

R8

100Ω

R9

100Ω

R10

100Ω

R11

100Ω

R12

100Ω

R13

100Ω

R14

100Ω

C8

0.1µF

+

C9

10µF

R15

100Ω

R16

DNP

PD

GAIN

SCL

SDA

CS

WR

DB0

DB2

DB4

DB6

DB8

DB10

DB1

DB3

DB5

DB7

DB9

DB11

+3.3V

+3.3V

DGND

+5V

USB_VBUS

USB_VBUS

+3.3V

VDD

+3.3V

DGND

VLOGIC

DGND

+3.3V

DGND

DGND

VSS

+5V

CLR

LDAC

SCLK

SDO

SDIN

SYNC

EXT_VDD

EXT_VDD

+5V

DGND

DGND

DGND

DGND

DGND

DGND

14449-

008

 

Figure 8

EVAL-MBnanoDAC-SDZ

 Motherboar

SDP-B

 Connector and Power Supply 

Summary of Contents for AD5317R

Page 1: ...AL SDP CB1Z SDP B board must be purchased separately DOCUMENTS NEEDED Electronic version of the AD5317R data sheet Electronic version of the EVAL AD5317RDBZ user guide GENERAL DESCRIPTION This user guide details the operation of the evaluation board for the AD5317R quad channel voltage output digital to analog converter DAC The evaluation board is designed to help users quickly prototype new AD531...

Page 2: ... 3 Motherboard Power Supplies 3 Motherboard Link Options 3 Daughter Board Link Options 3 Evaluation Board Software Quick Start Procedures 4 Installing the Software 4 Running the Software 4 Software Operation 5 Evaluation Board Schematics and Artwork 7 EVAL MBnanoDAC SDZ Motherboard 7 EVAL AD5317RDBZ Daughter Board 10 Ordering Information 12 Bill of Materials 12 REVISION HISTORY 8 2017 Rev 0 to Rev...

Page 3: ...e 3 The positions listed in Table 2 and Table 3 match the evaluation board imprints see Figure 12 Table 2 Link Options Setup for SDP B Control Default Link No Position REF1 2 5V REF2 EXT REF3 EXT REF4 EXT LK5 C LK6 3 3V LK7 B DAUGHTER BOARD LINK OPTIONS The printed circuit board PCB for this board is shared between the EVAL AD5316RDBZ and EVAL AD5317RDBZ daughter boards To configure for the EVAL A...

Page 4: ...cluded in the evaluation kit 5 When the software detects the evaluation board click through any dialog boxes that appear to finalize the installation RUNNING THE SOFTWARE To run the program take the following steps 1 Connect the evaluation board to the SDP B board and connect the USB cable between the SDP B board and the PC 2 Power up the evaluation board as described in the Motherboard Power Supp...

Page 5: ...ected DAC The DAC outputs are automatically updated with the appropriate voltage The LDAC MASK setting is ignored LDAC Control Click Pulse LDAC to bring the LDAC pin low and then back high Doing this copies the data from the input registers to the DAC registers and the outputs update accordingly Any DAC updates disabled by the LDAC MASK settings are ignored Alternatively the LDAC pin can be set to...

Page 6: ...l scale output of 5 V 14449 006 Figure 6 Gain Control Window LDAC Mask Register Each DAC can be configured to respond to or ignore the LDAC pin settings in the LDAC Configuration window Click the blue progressive disclosure option to access the LDAC Configuration window as shown in Figure 7 When the LDAC selections are completed click OK to write the appropriate values to the AD5317R The LDAC MASK...

Page 7: ...ND 45 GPIO4 44 GPIO2 43 GPIO0 42 SCL_1 41 SDA_1 40 GND 39 SPI_SEL1 SPI_SS 38 SPI_SEL_C 37 SPI_SEL_B 36 GND 35 SPORT_INT 34 SPI_D3 33 SPI_D2 32 SPORT_DT1 31 SPORT_DR1 30 SPORT1_TDV 29 SPORT0_TDV 28 GND 27 PAR_FS1 26 PAR_FS3 25 PAR_A1 24 PAR_A3 23 GND 22 PAR_CS 21 PAR_RD 20 PAR_D1 19 PAR_D3 18 PAR_D5 17 GND 16 PAR_D7 15 PAR_D9 14 PAR_D11 13 PAR_D13 12 PAR_D14 11 GND 10 PAR_D17 9 PAR_D19 8 PAR_D21 7 ...

Page 8: ...R PD GAIN SDA 1 2 3 4 5 6 7 8 J9 J8 1 J8 2 J8 3 J8 4 J8 5 J8 6 J7 1 J7 2 J7 3 J7 4 J7 5 J7 6 J3 1 J3 2 J3 3 J3 4 J3 5 J3 6 J4 1 J4 2 J4 3 J4 4 J4 5 J4 6 J4 7 J4 8 VDD VREF1 VREF2 VREF3 VREF4 VLOGIC SDA SCL SYNC SCLK SDO SDIN LDAC CLR PD GAIN DB6 DB7 DB8 DB9 DB0 DB1 DB2 DB3 VOUT_0 VOUT_1 VOUT_2 VOUT_3 VOUT_4 VOUT_5 VOUT_6 VOUT_7 SCL SDA DGND VLOGIC SCL SDA DGND VLOGIC SYNC SDO SDIN SCLK DGND VLOGIC...

Page 9: ...EVAL AD5317RDBZ User Guide UG 970 Rev A Page 9 of 13 14449 012 Figure 12 EVAL MBnanoDAC SDZ Motherboard Component Placement 14449 013 Figure 13 EVAL MBnanoDAC SDZ Motherboard Top Side Routing ...

Page 10: ...NP C7 DNP C8 DNP A B LK2 A B LK1 1 3 5 7 9 2 4 6 8 10 J2 J3 1 J3 2 J3 3 J3 4 J3 5 J3 6 J4 1 J4 2 J4 3 J4 4 J4 5 J4 6 J4 7 J4 8 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 J1 R5 DNI R6 DNI R9 DNI R10 DNI R12 DNI R13 DNI R7 0Ω R8 0Ω R11 0Ω GAIN LDAC PD VDD VLOGIC VREF1 VOUT_0 VOUT_1 VOUT_2 VOUT_3 SDA SCL SYNC SCLK SDIN VLOGIC VDD VDD VREF1 VREF2 VREF3 VREF4 VLOGIC SDA SCL SYNC SCLK SDO SDIN LDAC CLR PD G...

Page 11: ...70 Rev A Page 11 of 13 14449 016 Figure 16 EVAL AD5317RDBZ Daughter Board Component Placement 14449 017 Figure 17 EVAL AD5317RDBZ Daughter Board Top Side Routing 14449 018 Figure 18 EVAL AD5317RDBZ Daughter Board Bottom Side Routing ...

Page 12: ...4 1 U2 3 3 V linear regulator Analog Devices ADP121 AUJZ33R7 1 U3 32 kb I2 C serial EEPROM FEC 1331330 1 U4 5 V reference MSOP Analog Devices ADR445ARMZ 1 U5 Ultralow noise XFET voltage reference Analog Devices ADR431BRZ 1 U6 4 096 V reference Analog Devices REF198ESZ 1 U7 Dual op amp Analog Devices AD8616ARZ 1 U10 Quad op amp Analog Devices AD8608ARMZ 2 U11 U12 Op amp Analog Devices AD8655ARMZ 1 ...

Page 13: ...ransfer any portion of the Evaluation Board to any other party for any reason Upon discontinuation of use of the Evaluation Board or termination of this Agreement Customer agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Customer may not disassemble decompile or reverse engineer chips on the Evaluation Board Customer shall inform ADI of any occurred damages or any modi...

Reviews: