![background image](http://html1.mh-extra.com/html/amd/sp5100/sp5100_data-book_2921669083.webp)
44409
Rev. 1.70
October 10
AMD SP5100 Databook
Testability
83
14.2.2.1 Unused Pins
The pins that are part of the XOR chain (see Table 14-5) but are not used for testing must be pulled-up or
down before the XOR chain is activated. No pins in the XOR chain should be left floating. All digital or
analog pins not included in Table 14-5
are not part of the XOR chain and can be left floating during an
XOR test. That includes the output of the XOR chain, FANOUT0/GPIO3, and other pads shown in Table
14-6 below.
Table 14-6: Pins Excluded from the XOR Chain
Pin Name
Description
RSMRST#
Used for capturing straps
PWR_GOOD
Used for capturing straps
SLP_S5#
In S5 power well. No test support.
SLP_S3#
In S5 power well. No test support.
SIC
No test support
TEST0
Test controller data input
TEST1
Test controller mode
TEST2
Reserved Test Input
14M_X1
Test control clock
14M_X2
Test control clock
RTCCLK
No test support
SERIRQ
Output of the XOR chain