![akira CT-14XA9A Service Manual Download Page 34](http://html1.mh-extra.com/html/akira/ct-14xa9a/ct-14xa9a_service-manual_2886030034.webp)
34
Model No: CT-14XA9A
Version 1.0
SYMBOL PIN
DESCRIPTION
CVBS/Y
42
external CVBS/Y input
CHROMA
43
chrominance input (SVHS)
AUDOUT/AMOUT
(1)
44
audio output/AM audio output (volume controlled)
INSSW2 45
2
nd
RGB/YUV insertion input
R2/VIN 46
2
nd
R input/V (R-Y) input
G2/YIN 47
2
nd
g input/U input
B2/UIN 48
2
nd
B input/U (B-Y) input
BCLIN
49
beam current limiter input/(V-guard input, note2)
BLKIN
50
black current input/(V-guard input, note2)
RO 51
Red
output
GO 52
Green
output
BO 53
Blue
output
VDDA
54
analog supply of Teletext decoder and digital supply of TV-
processor (3.3V)
VPE
55
OTP programming Voltage
VDDC
56
digital supply to core (3.3V)
OSCGND
57
oscillator ground supply
XTALIN
58
crystal oscillator input
XTALOUT
59
crystal oscillator output
RESET 60
reset
VDDP
61
digital supply to periphery (+3.3V)
P1.0/INT1
62
port 1.0 or external interrupt 1 input
P1.1/TO
63
port 1.1 or Counter/Timer 0 input
P1.2/INTO
64
port 1.2 or external interrupt 0 input
Notes
1. The function of pin 20, 28, 29, 31, 32, 35 and 44 is dependent on the IC version (mono inter
carrier FM demodulator/QSS IF amplifier and East-West output or not) and on some software
control bits. The valid combinations are given in table 1.
2. The vertical guard function can be controlled via pin 49 or pin 50. The selection is made by
means of the IVG bit in sub address 2BH.
IC
version
FM-PLL version
QSS Version
East-
West
Y/N
N Y N
Y
CMB1/
CMBO
bits
00 01/10/11
00 01/10/11
00
01/10/
11
00 01/10/11
AM bit
- - - - -
0
1
-
0
1
Pin 20
AVL EWD AVL
EWD
Pin 28
AUDEEM SIFIN1
Pin 29
DECSDEM SIFIN2
Pin 31
SNDPLL SIFAGC
Pin 32
SNDIR
(1)
REFO
(2)
AVL/SNDIF
(1)
REFO
(2)
AMOUT
REFO
(2)
AMOUT
REFO(2)
Pin 35
AUDEXT
AUDEXT QSSO AMOUT AUDEXT ESSO AMOUT
Pin44
AUDOUT
controlled AM or audio out
Notes
1. When additional (external) selectivity is required for FM-PLL system pin 32 can be used as
sound IF input. This function is selected by means of SIF bit in sub address 28H.
2. The reference output signal is only available for the CMB 1/CMBO setting of 0/1. For the
other settings this pin is a switch output.
Summary of Contents for CT-14XA9A
Page 10: ...10 Model No CT 14XA9A Version 1 0 Fig 1 Fig 2...
Page 12: ...12 Model No CT 14XA9A Version 1 0 Fig 3...
Page 31: ...31 Model No CT 14XA9A Version 1 0 3 Block diagram...
Page 32: ...32 Model No CT 14XA9A Version 1 0...
Page 35: ...35 Model No CT 14XA9A Version 1 0 Fig 8 Pin Configuration SDIP 64...
Page 39: ...39 Model No CT 14XA9A Version 1 0 Fig 12...
Page 42: ...42 Model No CT 14XA9A Version 1 0 3 Block Diagram Fig 15 4 Pin Connection Fig 16...
Page 45: ...45 Model No CT 14XA9A Version 1 0 2 Pin Configuration Fig 17 3 Block Diagram...
Page 47: ...47 Model No CT 14XA9A Version 1 0 3 Pin Configuration and Functions...
Page 67: ...Model no CT 14XA9A Version 1 0 CIRCUIT DIAGRAM 67...
Page 68: ...Model no CT 14XA9A Version 1 0 CIRCUIT DIAGRAM 68...
Page 69: ...Model no CT 14XA9A Version 1 0 EXPLODED VIEWEXPLOW 69...
Page 71: ...Model no CT 14XA9A Version 1 0 WIRING DIAGRAM 71...
Page 72: ...Model no CT 14XA9A Version 1 0 PBC BOARD 722...
Page 73: ...Model no CT 14XA9A Version 1 0 PBC BOARD 733...
Page 74: ...Model no CT 14XA9A Version 1 0 PBC BOARD 74...
Page 75: ...Model no CT 14XA9A Version 1 0 PBC BOARD 755...
Page 76: ...Model no CT 14XA9A Version 1 0 PPBC BOARD 766...