-39-
1
2
3
4
5
6
7
8
9
10
11
12, 13
14
15
16
17
18
19, 20
21
22
23
24
25
26
27
37
38
39
40
41
42
DEFI
TAI
PDO
VVSS
ISET
VVDD
FR
VSS
EFMO
EFMIN
TEST2
CLV+, CLV–
___
V/P
HFL
TES
TOFF
TGL
JP+, JP–
PCK
FSEQ
VDD
SL+
SL–
CONT3
PUIN
_______
LCHO
LVSS
RVSS
RCHO
RVDD
MUTER
I
I
O
—
I
—
I
—
O
I
I
O
O
I
I
O
O
O
O
O
—
I/O
I/O
I/O
I/O
I
O
—
—
O
—
O
Defect sense signal (DEF) input pin. (Connect to 0V when not used)
Test signal input pin with built-in pull-down resistor. Be sure to connect to 0V.
Phase comparator output pin to control external VCO.
For PLL.
GND pin for built-in VCO. Be sure to connect to 0V.
Pin to which external resistor adjusting the PD0 output current.
Power supply pin for built-in VCO.
Pin for VCO frequency range adjustment.
Digital system GND. Be sure to connect to 0V.
For slice level control.
EFM signal output pin.
EFM signal input pin.
Test signal input pin with built-in pull-down resistor. Be sure to connect to 0V.
Disc motor control output. Three level output is possible using command.
Rough servo or phase control automatic selection monitoring output pin. Rough servo at H.
Phase servo at L.
Track detect signal input pin. Schmidt input.
Tracking error signal input pin. Schmidt input.
Tracking OFF output pin.
Tracking gain selection output pin. Gain boost at L.
Track jump control signal output pin. Three level output is possible using command.
EFM data playback clock monitoring pin 4.3218 MHz when phase is locked in.
Sync signal detection output pin. H when the sync signal which is detected from EFM signal and
thesync signal which is internally generated agree. (Not connected)
Digital system power supply pin.
The pin is controlled by the serial data
command from microprocessor. When
General purpose input/output pin 1 to 5.
the pin is not used, set the pin to the input
terminal and connect to 0V, or alternately
set the pin to output terminal and leave
the pin open.
De-emphasis monitor output pin. De-emphasis disc is being played back at H. (Not connected)
C2 flag output pin. (Not connected)
DIGITAL OUT output pin. (EIAJ format)
Test signal input pin with built-in pull-down resistor. Be sure to connect to 0V.
Not used. Set the pin to open.
L-channel mute output pin. (Not connected)
L-channel 1-bit DAC.
L-channel power supply pin.
L-channel output pin.
L-channel GND. Be sure to connect to 0V.
R-channel GND. Be sure to connect to 0V.
R-channel 1-bit DAC.
R-channel output pin.
R-channel power supply pin.
R-channel mute output pin. (Not connected)
Pin No.
Pin Name
I/O
Description
IC DESCRIPTION-2/3 (LC78622NE)-1/2
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
