44
36
37
38
39, 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
TES
HFL
SLOF
CV–, CV+
RFSM
RFS–
SLC
SLI
DGND
FSC
TBC
NC
DEF
CLK
CL
DAT
CE
DRF
FSS
VCC2
REFI
VR
LF2
PH1
O
O
I
I
O
I
O
I
—
O
I
—
O
I
I
I
I
O
I
—
—
O
I
I
I
I
Pin from which TES signal is output to DSP.
“High Frequency Level” is used to judge whether the main beam position is on top of
bit or on top of mirror.
Sled servo off control input pin.
CLV error signal input pin from DSP.
RF output pin.
RF gain setting and EFM signal 3T compensation constant setting pin together with
RFSM pin.
“Slice Level Control” is the output pin which controls the RF signal data slice level by
DSP.
Input pin which control the data slice level by the DSP.
Digital system GND.
Output pin to which external focus search smoothing capacitor is connected.
“Tracking Balance Control” EF balance variable range setting pin.
No connection.
Disc defect detector output pin.
Reference clock input pin. 4.23 MHz of the DSP is input.
Microprocessor command clock input pin.
Microprocessor command data input pin.
Microprocessor command chip enable input pin.
“Detect RF” RF level detector output.
“Focus Search Select” focus search mode (± search) select pin.
Servo system and digital system Vcc pin.
Pin to which external bypass capacitor for reference voltage is connected.
Reference voltage output pin.
Disc defect detector time constant setting pin.
Pin to which external capacitor for RF signal peak holding is connected.
Pin to which external capacitor for RF signal bottom holding is connected.
APC circuit output pin.
APC circuit input pin.
RF system Vcc pin.
Pin No.
Pin Name
I/O
Description
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299
