45
Chapter 4 BIOS Configuration Settings
FB128-LX User Manual
Memory Configuration
NGN Configuration
NGNVM DIMM
Secure Erase
Unit
App Direct
Memory Hole
Enable
Disable
LSx
implementation SWSMI
ASL
SMBus Max
Access Time
Min= 0, Max= 4294967295
SMBus Release
Delay
Min= 0, Max= 4294967295
Erase All DIMMs Enable
Disable
S0 CH0~5
S1 CH0~5
S2 CH0~5
S3 CH0~5
Enable
Disable
Memory Dfx
Configuration
Load NGN
DIMM
Management
Drivers
Auto
Enable
Disable
Memory
Interleaving
Auto
NUMA
2-way Node
Interleave
4-way Node
Interleave
Lock NGN CSRs Auto
Enable
Disable
NGN ECC
Correctable
error
Auto
Enable
Disable
NGN ECC Write
Check
Auto
Enable
Disable
NGN ECC Write
Retry Flow Exit Auto
Enable
Disable
C/A Parity
Enable
Auto
Enable
Disable
High Address
Region
Auto
Bit Postion 33~45
Low Mem
Channel Config
Auto
Channel 0 Channel 1
Channel 2
CLX A0 Starve
Threshold
Enable
Disable
Configuration
Mask for 2LM Normal
Aggressive
CR Halt/Warn
Mixed SKU
Auto
Enable
Disable
Crystal Ridge
ACPI Debug
Interface
ACPI Debug Object
COM1
NFIT debug
logs
Enable
Disable
NFIT NVDIMM
SKU Based
Enable
Disable
Publish
NVDIMM DIMM
Ctrl Region SPA
Enable
Disable
Skip ARS on
Boot
Enable
Disable
ECC Checking Auto
Enable
Disable
2GB Short
Stroke
Configuration
Interleaved
Non-Interleaved Disable
Force 1-Ch Way
in FM 2-2-2
Configuration
Enable
Disable