105
AIMB-766 User Manual
Appendix B
I/O Pin
A
ssignments
B.29
Interrupt Assignments
B.30
1st MB Memory Map
Table B.29: Interrupt assignments
Priority
Interrupt#
Interrupt source
1
NMI
Parity error detected
2
IRQ0
Interval timer
3
IRQ1
Keyboard
-
IRQ2
Interrupt from controller 2 (cascade)
4
IRQ8
Real-time clock
5
IRQ9
Cascaded to INT 0A (IRQ 2)
6
IRQ10
Available/Serial communication port 4
7
IRQ11
Available
8
IRQ12
PS/2 mouse
9
IRQ13
INT from co-processor
10
IRQ14
Primary IDE Channel
11
IRQ15
Secondary IDE Channel
12
IRQ3
Serial communication port 2
13
IRQ4
Serial communication port 1
14
IRQ5
Serial communication port 3
15
IRQ6
Diskette controller (FDC)
16
IRQ7
Parallel port 1 (print port)
Table B.30: 1st MB memory map
Addr. range (Hex)
Device
E0000h - FFFFFh
BIOS
CC000h - DFFFFh
Unused
C0000h - CBFFFh
VGA BIOS
A0000h - BFFFFh
Video Memory
00000h - 9FFFFh
Base memory
Summary of Contents for AIMB-766
Page 8: ...AIMB 766 User Manual viii ...
Page 13: ...Chapter 1 1 Hardware Configuration ...
Page 28: ...AIMB 766 User Manual 16 ...
Page 29: ...Chapter 2 2 Connecting Peripherals ...
Page 49: ...37 AIMB 766 User Manual Chapter 2 Connecting Peripherals 2 20 PCIEX1_1 ...
Page 50: ...AIMB 766 User Manual 38 2 21 PCIEX1_2 ...
Page 52: ...AIMB 766 User Manual 40 ...
Page 53: ...Chapter 3 3 BIOS Operation ...
Page 77: ...Chapter 4 4 Chipset Software Installation Utility ...
Page 80: ...AIMB 766 User Manual 68 ...
Page 81: ...Chapter 5 5 VGA Setup ...
Page 83: ...Chapter 6 6 LAN Configuration ...
Page 86: ...AIMB 766 User Manual 74 ...
Page 87: ...Chapter 7 7 AMT Setup ...
Page 94: ...AIMB 766 User Manual 82 ...
Page 95: ...Appendix A A Programming the Watchdog Timer ...
Page 103: ...Appendix B B I O Pin Assignments ...